{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:14:46Z","timestamp":1730214886063,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341469","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"197-206","source":"Crossref","is-referenced-by-count":0,"title":["On Complexity of Internal and External Equivalence Checking"],"prefix":"10.1109","author":[{"given":"Eugene","family":"Goldberg","sequence":"first","affiliation":[]},{"given":"Kanupriya","family":"Gulati","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"263","author":"kuehlmann","year":"0","journal-title":"Equivalence checking using cuts and heaps"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.310903"},{"key":"ref12","first-page":"526","article-title":"Combinational equivalence checking through function transformation","author":"kwak","year":"0","journal-title":"ICCAD"},{"key":"ref13","first-page":"144","author":"moon","year":"2004","journal-title":"Non-miter-based Combinational Equivalence Checking by Comparing BDDs with Different Variable Orders"},{"key":"ref14","first-page":"131","author":"moondanos","year":"0","journal-title":"CLEVER Divide and Conquer Combinational Logic Equivalence VERification with False Negative Elimination"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878328"},{"journal-title":"Toggle Equivalence Preserving (TEP) logic synthesis IWLS-2007","year":"2007","author":"goldberg","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"ref6","first-page":"195","article-title":"Gatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment","author":"drechsler","year":"2002","journal-title":"International Workshop on Boolean Problems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144325"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057687"},{"key":"ref7","article-title":"Electronic Design Automation For Integrated Circuits Handbook","volume":"2","author":"lavagno","year":"0","journal-title":"Equivalence checking"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76990"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.85742"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646606"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341469.pdf?arnumber=4341469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:44:53Z","timestamp":1489682693000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341469","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}