{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,16]],"date-time":"2026-02-16T09:35:06Z","timestamp":1771234506842,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341472","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"222-227","source":"Crossref","is-referenced-by-count":24,"title":["Functional Verification of RTL Designs driven by Mutation Testing metrics"],"prefix":"10.1109","author":[{"given":"Youssef","family":"Serrestou","sequence":"first","affiliation":[]},{"given":"Vincent Beroulle Chantal","family":"Robach","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","year":"0"},{"key":"ref3","first-page":"45","article-title":"Mutation 2000: Uniting the Orthogonal","author":"offutt","year":"2000","journal-title":"Mutation 2000 Mutation Testing in the Twentieth and the Twenty First Centuries"},{"key":"ref10","first-page":"152","article-title":"OCCOM: efficient computation of observability-based code coverage metrics for functional verification","author":"fallah","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref6","article-title":"IP validation using genetic algorithm guided by mutation testing","author":"serrestou","year":"2006","journal-title":"DCIS'06 XXI Conference on Design of Circuits and Integrated Systems"},{"key":"ref11","first-page":"385","article-title":"Automatic test bench generation for validation of RT-level descriptions: an industrial experience","author":"corno","year":"2000","journal-title":"In Design Automation and Test in Europe"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/32.92910"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1099-1689(199709)7:3<165::AID-STVR143>3.0.CO;2-U"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1109\/DDECS.2006.1649576","article-title":"How to improve a set of design validation data","author":"serrestou","year":"2006","journal-title":"DDECS'06&#x201D; 9th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"},{"key":"ref2","article-title":"Professional Verification A Guide to Advanced Functional Verification","author":"wilcox","year":"2004","journal-title":"Cadence Design Systems Inc"},{"key":"ref9","article-title":"Genetic Algorithms for VLSI design, layout & Test Automation","author":"mazumder","year":"1999","journal-title":"Prentice-Hall Inc"},{"key":"ref1","article-title":"System-on-a-chip Verification","author":"rashinkar","year":"2003"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","location":"Lubeck, Germany","start":{"date-parts":[[2007,8,29]]},"end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341472.pdf?arnumber=4341472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T23:46:26Z","timestamp":1497743186000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341472","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}