{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:31:43Z","timestamp":1725543103082},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341476","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"249-256","source":"Crossref","is-referenced-by-count":0,"title":["High-Accuracy Architecture-Level Power Estimation for Partitioned SRAM Arrays in a 65-nm CMOS BPTM Process"],"prefix":"10.1109","author":[{"given":"Minh Q.","family":"Do","sequence":"first","affiliation":[]},{"given":"Per","family":"Per Larsson-Edefors","sequence":"additional","affiliation":[]},{"given":"Mindaugas","family":"Drazdziulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.148323"},{"journal-title":"WRL 93\/5 An Enhanced Access and Cycle Time Model for On-chip Caches","year":"1994","author":"wilton","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347940"},{"journal-title":"Hotleakage A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects","year":"2003","author":"zhang","key":"ref14"},{"key":"ref15","first-page":"585","article-title":"New generation of Predictive Technology Model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"ISQED 2006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.97"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.97"},{"journal-title":"CECS 04–28 eCACTI An Enhanced Power Estimation Model for On-chip Caches","year":"2004","author":"mamidipaka","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727027"},{"key":"ref8","first-page":"477","article-title":"Design and Implementation of a Memory Generator for Low-Energy ASBE SRAMs","author":"sithambaram","year":"2005","journal-title":"PATMOS 2005"},{"key":"ref7","first-page":"25","article-title":"Energy\/Power Breakdown of Pipelined Nanometer Caches (90nm165nm145nm132nm)","author":"rodriguez","year":"2006","journal-title":"ISLPED 2006"},{"journal-title":"Design of High-Performance Microprocessor Circuits","year":"2001","author":"chandrakasan","key":"ref2"},{"year":"2005","key":"ref1"},{"journal-title":"HPL 2006–86 CACTI4 0","year":"2006","author":"tarjan","key":"ref9"}],"event":{"name":"2007 10th Euromicro Conference on Digital System Design: Architectures, Methods and Tools","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341476.pdf?arnumber=4341476","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T01:44:00Z","timestamp":1587087840000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4341476\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341476","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}