{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:05:26Z","timestamp":1725782726550},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341480","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"271-279","source":"Crossref","is-referenced-by-count":1,"title":["Toggle Equivalence Preserving (TEP) Logic Optimization"],"prefix":"10.1109","author":[{"given":"Eugene","family":"Goldberg","sequence":"first","affiliation":[]},{"given":"Kanupriya","family":"Gulati","sequence":"additional","affiliation":[]},{"given":"Sunil","family":"Khatri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"102","author":"goldberg","year":"2005","journal-title":"On equivalence checking and logic synthesis of circuits with a common specification GLSVLSI Chicago"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144252"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114954"},{"key":"ref11","first-page":"510","article-title":"A Methodfor Concurrent Decomposition and Factorization of Boolean Expressions","author":"vasudevamurthy","year":"1990","journal-title":"ICCAD"},{"journal-title":"Escaping Local Minima in Logic Synthesis IWLS-2007","year":"2007","author":"goldberg","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569635"},{"journal-title":"Don t cares in multi-level network optimization","year":"1992","author":"savoj","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185319"},{"key":"ref2","first-page":"49","article-title":"The Decomposition and Factorization of Boolean Expressions","author":"brayton","year":"1982","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"key":"ref9","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report"},{"key":"ref1","article-title":"Understanding SPFDs: A new method for specifying flexibility","author":"brayton","year":"1997","journal-title":"Proc of the International Workshop on Logic Synthesis"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341480.pdf?arnumber=4341480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T13:16:50Z","timestamp":1489670210000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341480","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}