{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:16:29Z","timestamp":1729656989217,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341481","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"280-287","source":"Crossref","is-referenced-by-count":4,"title":["Design Method for Numerical Function Generators Based on Polynomial Approximation for FPGA Implementation"],"prefix":"10.1109","author":[{"given":"Shinobu","family":"Nagayama","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsutomu","family":"Sasao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jon T.","family":"Butler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1959.5222693"},{"journal-title":"FORTRAN 77 Optimization Programming","year":"1991","author":"ibaraki","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955056"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1007\/978-3-540-45234-8_77","article-title":"Nonuniform segmentation for hardware function evaluation","author":"lee","year":"2003","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275736"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.106"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.201"},{"article-title":"Numerical Methods for Computer Science, Engineering and Mathematics","year":"1987","author":"mathews","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515702"},{"article-title":"Elementary Function: Algorithms and Implementation","year":"1997","author":"muller","key":"ref18"},{"key":"ref19","first-page":"3168","article-title":"Compact representations oflogic functions using heterogeneous MDDs","volume":"e86 a","author":"nagayama","year":"2003","journal-title":"IEICE Trans on Fundamental"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/12.795125"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1145\/157485.164569","article-title":"spectral transforms for large boolean functions with applications to technology mapping","author":"clarke","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614893"},{"key":"ref3","first-page":"136","article-title":"High-performance architectures for elementary function generation","author":"cao","year":"2001","journal-title":"Proc of the 15th IEEE Symp on Computer Arithmetic (ARITH'01)"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/978-3-540-30117-2_24","article-title":"Second order function approximation using a single multiplication on FPGAs","author":"detrey","year":"2004","journal-title":"Proc Int Field Programmable Logic and Applications (FPL"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008004523235"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2002.1197049"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337544"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.61"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275139"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465382"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852290"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.52"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e89-a.12.3510"},{"key":"ref24","first-page":"422","article-title":"Application of LUT cascades to numerical function generators","author":"sasao","year":"2004","journal-title":"Proc the 12th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI'04)"},{"key":"ref23","first-page":"225","article-title":"A cascade realization of multiple-output function for reconfigurable hardware","author":"sasao","year":"2001","journal-title":"Int Workshop on Logic Synthesis (IWLS)"},{"year":"0","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515709"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341481.pdf?arnumber=4341481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T19:46:27Z","timestamp":1497728787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341481\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341481","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}