{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:57:18Z","timestamp":1725436638179},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341484","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"303-306","source":"Crossref","is-referenced-by-count":0,"title":["Timing- \/ Power-Optimization for Digital Logic Based on Standard Cells"],"prefix":"10.1109","author":[{"given":"H. T.","family":"Vierhaus","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Rossmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Misera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.833607"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.837727"},{"year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829794"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"journal-title":"Effiziente Verfahren zu Analyse und Test von Laufzeiteigenschaften integrierter Schaltungen","year":"2000","author":"ganz","key":"ref16"},{"key":"ref17","first-page":"289","article-title":"FIT-A Parallel Hierarchical Fault Simulator","author":"misera","year":"0","journal-title":"Int Conference on Parallel Computing in Electrical Engineering (PARELEC) 2004 Dresden"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185224"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270101"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_5"},{"journal-title":"„VENVS-Entwurf von VLSI-Schaltungen","year":"1986","author":"h\u00f6rbst","key":"ref2"},{"article-title":"Algorithms for VLSI Layout Synthesis","year":"1989","author":"hill","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.920682"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341484.pdf?arnumber=4341484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T19:01:27Z","timestamp":1489690887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341484\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341484","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}