{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:42:21Z","timestamp":1742398941533},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341492","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"353-360","source":"Crossref","is-referenced-by-count":3,"title":["Merge Logic for Clustered Multithreaded VLIW Processors"],"prefix":"10.1109","author":[{"given":"Manoj","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Fermin","family":"Sanchez","sequence":"additional","affiliation":[]},{"given":"Josep","family":"Llosa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205182"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282754"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.19820"},{"key":"ref13","first-page":"375","article-title":"Register Organization for Media Processing","author":"rixner","year":"2000","journal-title":"HPCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/79.664702"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"journal-title":"Vex toolchain","year":"0","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"key":"ref3","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"Performance Evaluation of Cluster-Level Simultaneous MultiThreading for VLIW Processors","year":"0","author":"gupta","key":"ref6"},{"key":"ref5","article-title":"The Trime-dia TM-1 PCI VLIW Media Processor","author":"slavenburg","year":"1996","journal-title":"Hot Chips"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.877947"},{"key":"ref7","article-title":"ST200: A VLIW Architecture for Media-Oriented Applications","author":"homewood","year":"2000","journal-title":"Microprocessor Forum"},{"journal-title":"Bulldog A Compiler for VLSI Architectures","year":"1986","author":"ellis","key":"ref2"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/36206.36201","article-title":"A VLIW Architecture for a Trace Scheduling Compiler","author":"colwell","year":"1987","journal-title":"ASPLOS-II"},{"key":"ref9","first-page":"364","author":"iyer","year":"2004","journal-title":"ISCA"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341492.pdf?arnumber=4341492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T12:03:29Z","timestamp":1708257809000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341492\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341492","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}