{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:17:34Z","timestamp":1725463054400},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341502","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"424-427","source":"Crossref","is-referenced-by-count":2,"title":["MPSoC memory optimization for digital camera applications"],"prefix":"10.1109","author":[{"given":"Y.","family":"Bouchebaba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Lavigueur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Girodias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Nicolescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. G.","family":"Paulin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067922"},{"key":"ref11","first-page":"127","article-title":"Optimizing inter-nest data locality","year":"2002","journal-title":"In Proceedings of the 2002 international Conference Compilers Architecture and Synthesis For Embedded Systems CASES '02"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012241830762"},{"key":"ref13","article-title":"A chip multiprocessor architecture with speculative multi-threading","author":"krishnan","year":"1999","journal-title":"IEEE Transactions on Computers Special Issue on Multi-threaded Architecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065609"},{"key":"ref16","first-page":"188","article-title":"Optimizing the memory bandwidth with loop nest fusion","author":"marchal","year":"2004","journal-title":"In Proceedings of the 2nd IEEE\/ ACM\/IFIP international Conference on Hardware\/Software Codesign and System Synthesis CODES+ lSSS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380240104"},{"key":"ref3","first-page":"283","article-title":"Buffer and register allocation for memory space optimization","author":"bouchebaba","year":"0","journal-title":"Proceedings of the IEEE 17th International Conference on Application-specific Systems Architectures and Processors"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207145"},{"journal-title":"Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design","year":"1998","author":"catthoor","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/500001.500025","article-title":"loop fusion for memory space optimization","author":"fraboulet","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(00)00034-X"},{"journal-title":"International Technology Roadmap for Semiconductors Design","article-title":"ITRS","year":"2003","key":"ref2"},{"key":"ref1","article-title":"Demosaicking: color filter array interpolation","author":"bahadir","year":"2005","journal-title":"IEEE Signal Processing Magazine"},{"journal-title":"Storage size reduction for multimedia applications","year":"1998","author":"de greef","key":"ref9"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341502.pdf?arnumber=4341502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T19:46:27Z","timestamp":1497728787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341502\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341502","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}