{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:42:36Z","timestamp":1761662556269,"version":"3.28.0"},"reference-count":67,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341515","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"503-510","source":"Crossref","is-referenced-by-count":47,"title":["On network-on-chip comparison"],"prefix":"10.1109","author":[{"given":"Erno","family":"Salminen","sequence":"first","affiliation":[]},{"given":"Ari","family":"Kulmala","sequence":"additional","affiliation":[]},{"given":"Timo D.","family":"Hamalainen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127977"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146949"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206307"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902636"},{"key":"ref37","first-page":"8","article-title":"Samba-bus: a high performance bus architecture for system-on-chips","author":"lu","year":"2003","journal-title":"ICCAD"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268966"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241543"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830919"},{"key":"ref60","first-page":"196","article-title":"Networks on silicon: blessing or night-mare?","author":"wielage","year":"2002","journal-title":"DSD"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"ref61","first-page":"198","article-title":"Switched interconnect for system-on-a-chip designs","author":"wiklund","year":"2000","journal-title":"IIP2004"},{"key":"ref63","first-page":"1778","article-title":"Methodology for design, modeling, and analysis of networks-on-chip","author":"xu","year":"2005","journal-title":"ISCAS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2001.952997"},{"key":"ref64","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1016\/j.sysarc.2003.07.005","article-title":"Packetization and routing analysis of on-chip multiprocessor","volume":"50","author":"ye","year":"2004","journal-title":"Journal of System Architecture"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465973"},{"key":"ref65","first-page":"394","article-title":"Models for communication tradeoffs on systems-on-chip","author":"zeferino","year":"2002","journal-title":"IP Based Design"},{"key":"ref66","first-page":"121","article-title":"A study on communication issues for system-on-chip","year":"2002","journal-title":"SBCCI"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.1999.760456"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253808"},{"journal-title":"A white paper","article-title":"A comparison of network-on-chip and busses","year":"2005","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243843"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261037"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1007\/11605300_13","article-title":"Pitfalls in parallel job scheduling evaluation","author":"frachtenberg","year":"2005","journal-title":"LNCS 3834 Job Scheduling Strategies for Parallel Processing"},{"key":"ref24","first-page":"573","article-title":"System-level point-to-point communication synthesis using floorplanning information","author":"hu","year":"2002","journal-title":"ASP-DAC\/VLSI"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515721"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835119"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205906"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.322010"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.52"},{"key":"ref57","first-page":"27","article-title":"Evaluating NoC communication backbones with simulation","author":"thid","year":"2003","journal-title":"NorChip"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"ref55","article-title":"On a design of crossroad switches for low-power on-chip communication architectures","author":"shen","year":"2006","journal-title":"ISCAS"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267709"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.321965"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.11.006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183166"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"journal-title":"White paper OCP-IP","article-title":"An initiatie towards open network-on-chip benchmarks","year":"2007","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464616"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146950"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2006.1706620"},{"key":"ref16","first-page":"2","article-title":"Architectural requirements of parallel scientific applications with explicit communication","author":"cypher","year":"1993","journal-title":"ISCA"},{"article-title":"Principles and practices of interconnection networks","year":"2004","author":"dally","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"article-title":"Hermes project web page","year":"2004","author":"de mello","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244033"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.242"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1049\/ip-cdt:20045016","article-title":"Topology adaptive network-on-chip design and implementation","volume":"152","year":"2005","journal-title":"IEE Proc Comput Digit Tech"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_65"},{"year":"2006","key":"ref8","article-title":"Networks on chips: technology and tools"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.10"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.9"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493(410) 24"},{"key":"ref47","first-page":"57","article-title":"Towards efficient design space exploration of heterogeneous embedded media systems","author":"pimentel","year":"2002","journal-title":"SAMOS"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084856"},{"article-title":"Interconnect-Centric Design for Advanced SoC and NoC","year":"2004","author":"nurmi","key":"ref41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244068"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341515.pdf?arnumber=4341515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T23:46:26Z","timestamp":1497743186000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":67,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341515","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}