{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:40:38Z","timestamp":1725565238654},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341517","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"519-526","source":"Crossref","is-referenced-by-count":1,"title":["Effective full-duplex Mesochronous Link Architecture for Network-on-Chip Data-Link layer"],"prefix":"10.1109","author":[{"given":"D.","family":"Mangano","sequence":"first","affiliation":[]},{"given":"G.","family":"Falconeri","sequence":"additional","affiliation":[]},{"given":"C.","family":"Pistritto","sequence":"additional","affiliation":[]},{"given":"A.","family":"Scandurra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346236"},{"key":"ref11","article-title":"STNoC™: An Evolution Towards MPSoC Era","author":"coppola","year":"2006","journal-title":"NoC Workshop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/82.917781"},{"key":"ref15","first-page":"605","article-title":"A new mesochronous clocking scheme for synchronization in SoC","author":"mesgarzadeh","year":"2002","journal-title":"Proc ISCAS"},{"key":"ref16","first-page":"71","article-title":"Timing closure through globally synchronous, timing portioned design methodology","author":"edman","year":"2004","journal-title":"Design Automation Conference 41st Conference on (DAC'04)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1996.497606"},{"key":"ref18","first-page":"3","article-title":"Implementing a STAR! chip","author":"greenstreet","year":"1995","journal-title":"1995 International Conference on Computer Design (ICCD '95)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1999.806526"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000297"},{"journal-title":"Future networks-on-chip will they be Synchronous or Asynchronous","year":"2004","author":"sparse","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268998"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050067"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","article-title":"Semiconductor Industry Associations","year":"2003","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"journal-title":"SKew Insensitive Link (SKIL) A Physical Link Architecture for STNoC on chip communication network","year":"2006","author":"locatelli","key":"ref9"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341517.pdf?arnumber=4341517","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:28:26Z","timestamp":1489685306000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341517\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341517","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}