{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:45:34Z","timestamp":1747867534537},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341522","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"547-550","source":"Crossref","is-referenced-by-count":6,"title":["Application-Specific Topology Design Customization for STNoC"],"prefix":"10.1109","author":[{"given":"Gianluca","family":"Palermo","sequence":"first","affiliation":[]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"Mariani","sequence":"additional","affiliation":[]},{"given":"Riccardo","family":"Locatelli","sequence":"additional","affiliation":[]},{"given":"Marcello","family":"Coppola","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1099-1360(199801)7:1<34::AID-MCDA161>3.0.CO;2-6"},{"journal-title":"White Paper","article-title":"Stnoc: Building anew system-on-chip paradigm","year":"2005","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.50"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.137"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"ref9","article-title":"PIRATE: A Framework for Power\/Performance Exploration of Network-On-Chip Architectures","author":"palermo","year":"2004","journal-title":"Int'l Workshop on Power and Timing Modeling Optimization and Simulation PATMOS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341522.pdf?arnumber=4341522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T13:28:30Z","timestamp":1489670910000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341522","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}