{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T14:20:35Z","timestamp":1725718835982},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341524","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"556-562","source":"Crossref","is-referenced-by-count":1,"title":["On the impact of serialization on the cache performances in Network-on-Chip based MPSoCs"],"prefix":"10.1109","author":[{"given":"Paolo","family":"Meloni","sequence":"first","affiliation":[]},{"given":"Giovanni","family":"Busonera","sequence":"additional","affiliation":[]},{"given":"Salvatore","family":"Carta","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Vsv: L2-miss-driven variable supply-voltage scaling for low power","author":"li","year":"2003","journal-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781138"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/633625.52433","article-title":"Performance tradeoffs in cache design","author":"prybylski","year":"1988","journal-title":"Proceedings of the 15th Annual International Symposium on Computer Architecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346216"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244033"},{"key":"ref1","article-title":"Network on chip: a synthesis perspective","author":"angiolini","year":"2005","journal-title":"Proceedings of the ParCO 2005 Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253632"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341524.pdf?arnumber=4341524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T12:03:18Z","timestamp":1708257798000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341524","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}