{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:45:26Z","timestamp":1729658726242,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341526","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"570-578","source":"Crossref","is-referenced-by-count":23,"title":["On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology"],"prefix":"10.1109","author":[{"given":"David","family":"Roberts","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"36","article-title":"Network-oriented full-system simulation using M5","author":"binkert","year":"2003","journal-title":"Workshop On Computer Architecture Evaluation using Commercial Workloads"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313331"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.260635"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1995.513059"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852165"},{"journal-title":"Intel Pentium M power data 1 6 GHz 0 13µ technology 1 MB L2 cache","year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.210168"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609436"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997876"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250144"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339503"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MC.2003.1250885","article-title":"Leakage current - Moore's law meets static power","volume":"36","author":"kim","year":"2003","journal-title":"IEEE Computer"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159742"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341526.pdf?arnumber=4341526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T12:03:42Z","timestamp":1708257822000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341526","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}