{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:14:53Z","timestamp":1730214893134,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341527","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"579-586","source":"Crossref","is-referenced-by-count":3,"title":["Concurrent Error Detection for FSMs Designed for Implementation with Embedded Memory Blocks of FPGAs"],"prefix":"10.1109","author":[{"given":"Andrzej","family":"Krasniewski","sequence":"first","affiliation":[]}],"member":"263","reference":[{"journal-title":"Error Detection Using CRC in Altera FPGA Devices","year":"2004","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.29"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.820766"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670885"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/12.54835"},{"key":"ref16","first-page":"178","article-title":"Design Diversity for Concurrent Error Detection in Sequential Logic Circuts","author":"mitra","year":"2001","journal-title":"Proc 19th IEEE VLSI Test Symposium"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494149"},{"key":"ref18","first-page":"672","article-title":"Finite State Machine Synthesis with Concurrent Error Detection","author":"zeng","year":"1999","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676637"},{"key":"ref4","article-title":"Correcting Single-Event Upsets through Virtex Partial Reconfiguration","volume":"216","author":"carmichael","year":"2000","journal-title":"Xilinx Application Note"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839516"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860745"},{"key":"ref5","article-title":"Triple Module Redundancy Design Techniques for Virtex Series FPGA","volume":"1 0","author":"carmichael c","year":"2001","journal-title":"Xilinx Application Notes 197"},{"key":"ref8","first-page":"60","article-title":"Designing Self-Checking FPGAs through Error Detection Codes","author":"bolchini","year":"2002","journal-title":"Proc IEEE Int Symp on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.85"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268908"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.32"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214358"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319661"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246232"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347874"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2002.1000415"},{"key":"ref23","first-page":"175","article-title":"Effective Implementation of Sequential Circuits Using FPGAs with Embedded Memory Blocks","author":"borowik","year":"2004","journal-title":"Proc IFAC Workshop on Programmable Devices and Systems"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295261"},{"key":"ref25","first-page":"354","article-title":"Feasibility Study of Designing TSC Sequential Circuits with 100% Fault Coverage","author":"piestrak","year":"2002","journal-title":"Proc IEEE Int Symp on Defect and Fault Tolerance in VLSI Systems"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341527.pdf?arnumber=4341527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:38:04Z","timestamp":1489682284000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341527\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341527","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}