{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:12:57Z","timestamp":1725538377669},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341531","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"611-618","source":"Crossref","is-referenced-by-count":0,"title":["Testability Analysis Based on the Identification of Testable Blocks with Predefined Properties"],"prefix":"10.1109","author":[{"given":"Jaroslav","family":"Skarvada","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomas","family":"Herrman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zdenek","family":"Kotasek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"243","article-title":"Testability Analysis Based on Formal Model","author":"herrman","year":"2006","journal-title":"Proceedings of the 7th International Scientific Conference ECI"},{"key":"ref11","first-page":"98","article-title":"Formal Approach to RTL Testability Analysis","author":"hlavicka","year":"2000","journal-title":"Proceedings IEEE LATW 2000"},{"key":"ref12","first-page":"88","article-title":"A Design for testability Method Using RTL Partitioning","author":"toshinori","year":"1996","journal-title":"ATS 5th Asian Test Symposium (ATS ?96)"},{"key":"ref13","first-page":"6","article-title":"RTL Scan Design for Skewed-Load At-Speed Test under Power Constraints","author":"ho fai","year":"0","journal-title":"Proceedings of ICC'2006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294746"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183173"},{"key":"ref3","first-page":"178","author":"nicolici","year":"0","journal-title":"Power-Constrained Testing of VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.736131"},{"key":"ref5","first-page":"359","author":"roy","year":"2000","journal-title":"Low-Power CMOS VLSI Circuit Design"},{"key":"ref8","first-page":"110","author":"ruzicka","year":"2001","journal-title":"Formal approach to testability analysis of digital circuits on RT level"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923455"},{"key":"ref2","first-page":"211","author":"schmitz","year":"0","journal-title":"System-Level Design Techniques for Energy-Efficient Embedded Systems"},{"key":"ref1","first-page":"175","author":"raghunathan","year":"0","journal-title":"High-Level Power Analysis and Optimization"},{"key":"ref9","first-page":"101","article-title":"RTL Testability Verification System","author":"ruzicka","year":"2004","journal-title":"Proceedings of the Work In Progress Session of 30th Euromicro Conference"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341531.pdf?arnumber=4341531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T13:15:35Z","timestamp":1489670135000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341531","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}