{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:57:34Z","timestamp":1729630654936,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/dsd.2012.59","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T14:10:39Z","timestamp":1357567839000},"page":"234-241","source":"Crossref","is-referenced-by-count":5,"title":["FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration"],"prefix":"10.1109","author":[{"given":"D.","family":"Pnevmatikatos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Brokalakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Bruneel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Gaydadjiev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Papadimitriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Papaefstathiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Pell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Pilato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Robart","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.D.","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Stroobandt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Todman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.51"},{"key":"22","doi-asserted-by":"crossref","first-page":"1514","DOI":"10.1190\/1.1441434","article-title":"Reverse Time Migration","volume":"48","author":"baysal","year":"1983","journal-title":"SEG-Geophysics"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/383259.383284"},{"journal-title":"Efficient Runtime Management of Reconfigurable Hardware Resources","year":"2011","author":"marconi","key":"18"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912036"},{"journal-title":"The Yices SMT Solver","year":"2006","author":"dutertre","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564815"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/103724.103725"},{"journal-title":"Efficient Circuit Specialization for Dynamic Reconfiguration of FPGAs","year":"2011","author":"bruneel","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279467"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258316"},{"key":"21","first-page":"78","article-title":"Techniques for Multicore Thermal Management: Classification and New Exploration","author":"donald","year":"0","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA) 2006"},{"year":"0","key":"3"},{"key":"20","article-title":"Performance of Partial Reconfiguration in FPGA Systems: A Survey and a Cost Model","volume":"4","author":"papadimitriou","year":"2011","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.104"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/483681"},{"year":"0","key":"8"}],"event":{"name":"2012 15th Euromicro Conference on Digital System Design (DSD)","start":{"date-parts":[[2012,9,5]]},"location":"Cesme, Izmir, Turkey","end":{"date-parts":[[2012,9,8]]}},"container-title":["2012 15th Euromicro Conference on Digital System Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6384916\/6386869\/06386896.pdf?arnumber=6386896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T01:18:09Z","timestamp":1498007889000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6386896\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dsd.2012.59","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}