{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,8]],"date-time":"2026-10-08T17:09:11Z","timestamp":1791479351068,"version":"4.3.4"},"reference-count":32,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dsn.2002.1028924","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"389-398","source":"Crossref","is-referenced-by-count":909,"title":["Modeling the effect of technology trends on the soft error rate of combinational logic"],"prefix":"10.1109","author":[{"given":"P.","family":"Shivakumar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Kistler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.W.","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Burger","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"L.","family":"Alvisi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"},{"key":"17","article-title":"The 21264: A superscalar alpha processor with out-of-order execution","author":"keller","year":"1996"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/23.685251"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.391126"},{"key":"13","article-title":"Timing models for MOS circuits","author":"horowitz","year":"1983"},{"key":"14","article-title":"Pentium II processor specification update","year":"0"},{"key":"11","article-title":"The microarchitecture of the pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"21","article-title":"CMOS technology scaling and its impact on cache delay","author":"mcfarland","year":"1997"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/23.903816"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSN.2000.857578"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0109"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336495"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336494"},{"key":"26","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/342001.339652","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"International Symposium on Computer Architecture"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"28","first-page":"259","article-title":"Historical trend in alpha-particle induced soft error rates of the alpha(TM) microprocessor","author":"seifert","year":"2001","journal-title":"IEEE Annual International Reliability Physics Symposium"},{"key":"29","year":"1999"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19990197"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/23.659038"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"30","article-title":"Modeling the impact of device and pipeline scaling on the soft error rate of processor elements","author":"shivakumar","year":"2002"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0119"},{"key":"6","first-page":"538","article-title":"A logic-level model for ?-particle hits in CMOS circuits","author":"cha","year":"1993","journal-title":"International Conference on Computer Design"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1147\/rd.421.0117"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/23.659037"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/55.740661"},{"key":"4","author":"bernstein","year":"0"},{"key":"9","first-page":"73","article-title":"Impact of CMOS process scaling and SOI on the soft error rates of logic processes","author":"hareland","year":"2001","journal-title":"Symposium on VLSI Technology Digest of Technical Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1997.614076"}],"event":{"name":"International Conference on Dependable Systems and Networks","location":"Washington, DC, USA","acronym":"DSN-02"},"container-title":["Proceedings International Conference on Dependable Systems and Networks"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7991\/22107\/01028924.pdf?arnumber=1028924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:42:05Z","timestamp":1497552125000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1028924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/dsn.2002.1028924","relation":{},"subject":[]}}