{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:37:49Z","timestamp":1742387869807,"version":"3.30.2"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dsn.2003.1209938","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T20:27:43Z","timestamp":1087936063000},"page":"281-290","source":"Crossref","is-referenced-by-count":17,"title":["Dynamic verification of end-to-end multiprocessor invariants"],"prefix":"10.1109","author":[{"given":"D.J.","family":"Sorin","sequence":"first","affiliation":[]},{"given":"M.D.","family":"Hill","sequence":"additional","affiliation":[]},{"given":"D.A.","family":"Wood","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"journal-title":"Using Lightweight Checkpoint\/Recovery to Improve the Availability and Designability of Shared Memory Multiprocessors","year":"2002","author":"sorin","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003568"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/357401.357402"},{"key":"14","first-page":"41","article-title":"Gigaplane: A High Performance Bus for Large SMPs","author":"singhal","year":"1996","journal-title":"Proceedings of 4th Hot Interconnects Symposium"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0033"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178046"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"1"},{"journal-title":"Shift Register Sequences","year":"1982","author":"golumb","key":"10"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1999","author":"culler","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/40.653032"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8987-1_3"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/564870.564897"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.142678"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/568522.568525"}],"event":{"name":"2003 International Conference on Dependable Systems and Networks, 2003.","location":"San Francisco, CA, USA"},"container-title":["2003 International Conference on Dependable Systems and Networks, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8589\/27228\/01209938.pdf?arnumber=1209938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T17:19:01Z","timestamp":1734455941000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1209938\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dsn.2003.1209938","relation":{},"subject":[]}}