{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:49:23Z","timestamp":1729633763629,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsn.2004.1311887","type":"proceedings-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T19:14:14Z","timestamp":1100286854000},"page":"167-176","source":"Crossref","is-referenced-by-count":12,"title":["The recursive nanobox processor grid: a reliable system architecture for unreliable nanotechnology devices"],"prefix":"10.1109","author":[{"given":"A.J.","family":"KleinOsowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"KleinOsowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Rangarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Ranganath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.J.","family":"Lilja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105616"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675011"},{"key":"ref31","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"article-title":"The NanoBox ALU: Design, Implementation, and Fault Simulation","year":"2003","author":"rangarajan","key":"ref30"},{"journal-title":"Reliable Computer Systems Design and Evaluation","year":"2001","author":"siewiorek","key":"ref37"},{"key":"ref36","article-title":"Modeling the effect of technology trends on the soft error rate of combinational logic","author":"premkishore","year":"2002","journal-title":"International Conference on Dependable Systems and Networks (DSN)"},{"journal-title":"SRC Research Needs Document for 2002-2007","year":"2002","key":"ref35"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"574","DOI":"10.1109\/5.573742","article-title":"and Supriyo Bandyopadhyay. Nanoelectronic architecture for boolean logic","volume":"85","author":"roychowdhury","year":"1997","journal-title":"Proceedings of the IEEE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937446"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1716","DOI":"10.1126\/science.280.5370.1716","article-title":"A defect-tolerant computer architecture: Opportunities for nanotechnology","volume":"280","author":"james","year":"1998","journal-title":"Science"},{"key":"ref12","article-title":"Low cost concurrent error detection in a VLIW architecture using replicated instructions","author":"holm","year":"1992","journal-title":"International Conference on Parallel Processing"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1126\/science.1066192","article-title":"Logic Gates and Computation from Assembled Nanowire Building Blocks","volume":"294","author":"yu","year":"2001","journal-title":"Science"},{"year":"2001","key":"ref14"},{"year":"2003","key":"ref15"},{"key":"ref16","first-page":"42","article-title":"Single-electron majority logic circuits","volume":"e81 c","author":"iwamura","year":"1998","journal-title":"IEICE Transactions on Electronics"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/ISVLSI.2004.1339503","article-title":"The NanoBox Project: Exploring Fabrics of Self-Correcting Logic Blocks for High Defect Rate Molecular Device Technologies","author":"klein osowski","year":"2004","journal-title":"IEEE Symposium on VLSI (ISVLSI)"},{"key":"ref18","article-title":"The NanoBox: A Self-Correcting Logic Block for Emerging Process Technologies with High Defect Rates","author":"klein osowski","year":"2003","journal-title":"Technical Report ARCTiC 03-02"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.66.245413"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref4","first-page":"44","article-title":"George Bourianoff","year":"2003","journal-title":"The future of nanocomputing IEEE Computer"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676055"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/35106533"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"article-title":"Recurvise NanoBoxes: Reliable Circuits and Computer Architectures for Nanotechnology Devices","year":"2003","author":"priyadarshini","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1013302"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1996.565839"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732171"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2002.1038566"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"article-title":"Self-Checking and Fault-Tolerant Digital Design","year":"2001","author":"lala","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.2145"},{"key":"ref21","article-title":"The morphosys parallel reconfigurable system","author":"lu","year":"1999","journal-title":"Euro-Par"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1023\/A:1021145208328","article-title":"Assembly of nanoparticle arrays by DNA scaffolding","volume":"4","author":"shoujun","year":"2002","journal-title":"Journal of Nanoparticle Research"},{"key":"ref24","article-title":"Scalable defect tolerance for molecular electronics","author":"mishra","year":"2002","journal-title":"Workshop on Non-Silicon Computation International Symposium on High-Performance Computer Architecture (HPCA)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2002.115"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1126\/science.1081940","article-title":"Ultrahigh-density nanowire lattices and circuits","author":"melosh","year":"2003","journal-title":"Science"},{"key":"ref26","article-title":"Exploiting ILP in page-based intelligent memory","author":"mark","year":"1999","journal-title":"International Symposium on Microarchitecture (MICRO)"},{"journal-title":"Virtex-II Pro Platform FP-GAs Functional Description","year":"2002","key":"ref43"},{"key":"ref25","article-title":"A design space evaluation of grid processor architectures","author":"nagarajan","year":"2001","journal-title":"International Symposium on Microarchitecture (MICRO)"}],"event":{"name":"International Conference on Dependable Systems and Networks, 2004","start":{"date-parts":[[2004,7,1]]},"location":"Florence, Italy","end":{"date-parts":[[2004,7,1]]}},"container-title":["International Conference on Dependable Systems and Networks, 2004"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9172\/29105\/01311887.pdf?arnumber=1311887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,21]],"date-time":"2018-12-21T04:30:47Z","timestamp":1545366647000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1311887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/dsn.2004.1311887","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}