{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,23]],"date-time":"2026-09-23T10:53:57Z","timestamp":1790160837778,"version":"4.1.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/dsn.2008.4630065","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:10:29Z","timestamp":1222427429000},"page":"1-10","source":"Crossref","is-referenced-by-count":14,"title":["Coverage of a microarchitecture-level fault check regimen in a superscalar processor"],"prefix":"10.1109","author":[{"given":"Vimal","family":"Reddy","sequence":"first","affiliation":[{"name":"Qualcomm Inc., USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[{"name":"North Carolina State University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.104"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380842"},{"key":"10","year":"0"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.59"},{"key":"7","article-title":"exploiting microarchitecture insights for efficient fault tolerance. phd thesis, ece dept","author":"reddy","year":"2007","journal-title":"NCSU"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/32.815322"},{"key":"5","first-page":"2002","volume":"dsn 32","author":"shivakumar","year":"0","journal-title":"Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.82"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"11","year":"0"},{"key":"12","year":"0"}],"event":{"name":"2008 IEEE International Conference on Dependable Systems & Networks With FTCS and DCC (DSN)","location":"Anchorage, AK, USA","start":{"date-parts":[[2008,6,24]]},"end":{"date-parts":[[2008,6,27]]}},"container-title":["2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4610267\/4630050\/04630065.pdf?arnumber=4630065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T18:03:16Z","timestamp":1756404196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4630065\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dsn.2008.4630065","relation":{},"subject":[],"published":{"date-parts":[[2008,6]]}}}