{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T00:06:22Z","timestamp":1756425982167,"version":"3.44.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/dsn.2008.4630081","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:10:29Z","timestamp":1222427429000},"page":"128-136","source":"Crossref","is-referenced-by-count":15,"title":["An accurate flip-flop selection technique for reducing logic SER"],"prefix":"10.1109","author":[{"given":"Eric L.","family":"Hill","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA"}]},{"given":"Mikko H.","family":"Lipasti","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA"}]},{"given":"Kewal K.","family":"Saluja","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382551"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493088"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464668"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862738"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"journal-title":"HSPICE PTM","year":"0","key":"2"},{"journal-title":"Design Panel for SELSE Workshop 2006","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364501"},{"key":"7","article-title":"combinational logic soft error correction","author":"mitra","year":"2006","journal-title":"International Test Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.61"},{"key":"4","article-title":"cost-efficient son error protection for embedded microprocessors","author":"blome","year":"2006","journal-title":"Proc Int Conf Compilers Architectures and Synthesis Embedded Systems"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"}],"event":{"name":"2008 IEEE International Conference on Dependable Systems & Networks With FTCS and DCC (DSN)","start":{"date-parts":[[2008,6,24]]},"location":"Anchorage, AK, USA","end":{"date-parts":[[2008,6,27]]}},"container-title":["2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4610267\/4630050\/04630081.pdf?arnumber=4630081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T18:03:16Z","timestamp":1756404196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4630081\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dsn.2008.4630081","relation":{},"subject":[],"published":{"date-parts":[[2008,6]]}}}