{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T00:06:21Z","timestamp":1756425981715,"version":"3.44.0"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/dsn.2008.4630082","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:10:29Z","timestamp":1222427429000},"page":"137-146","source":"Crossref","is-referenced-by-count":2,"title":["Combined circuit and microarchitecture techniques for effective soft error robustness in SMT processors"],"prefix":"10.1109","author":[{"family":"Xin Fu","sequence":"first","affiliation":[{"name":"Department of ECE, University of Florida, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tao Li","sequence":"additional","affiliation":[{"name":"Department of ECE, University of Florida, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Fortes","sequence":"additional","affiliation":[{"name":"Department of ECE, University of Florida, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1145\/277044.277178","article-title":"Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques","author":"usami","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"journal-title":"Error Monitor Using Switching Current Detection ICCD","year":"2005","author":"ndai","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937442"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.49"},{"journal-title":"L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power MICRO","year":"2003","author":"li","key":"18"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250726"},{"key":"15","article-title":"on the use of microarchitectural-driven dynamic voltage scaling","author":"marculescu","year":"2000","journal-title":"Proceedings of the Workshop on Complexity-Effective Design"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250725"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"14","article-title":"an alpha immune and ultra low neutron ser high density sram","author":"roche","year":"2004","journal-title":"Proceedings of the International Reliability Physics Symposium"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"journal-title":"Efficient Instruction Schedulers for SMT processors HPCA","year":"2006","author":"sharkey","key":"11"},{"journal-title":"Handling Long-latency Loads in a Simultaneous Multithreading Processor MICRO","year":"2001","author":"tullsen","key":"12"},{"journal-title":"An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures ISPASS","year":"2007","author":"zhang","key":"21"},{"journal-title":"Design Issues for Dynamic Voltage Scaling ISLPED","year":"2000","author":"burd","key":"20"},{"article-title":"m-sim: a flexible, multi-threaded simulation environment","year":"2005","author":"sharkey","key":"22"},{"key":"23","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"year":"0","key":"25"},{"journal-title":"Automatically Characterizing Large Scale Program Behavior ASPLOS","year":"2002","author":"sherwood","key":"26"},{"journal-title":"Balancing Throughput and Fairness in SMT processors ISPASS","year":"2001","author":"lou","key":"27"},{"journal-title":"Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior MASCOTS","year":"2006","author":"fu","key":"28"},{"key":"29","article-title":"reliability in the shadow of long-stall instructions","author":"sridharan","year":"2007","journal-title":"SELSE-3 Workshop"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320137"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310780"},{"journal-title":"Efficient Resource Sharing in Concurrent Error Detecting Supersalar Microarchitectures MICRO","year":"2004","author":"smolens","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147087"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"journal-title":"SoftArch An Architecture-Level Tool for Modeling and Analyzing Soft Errors DSN","year":"2005","author":"li","key":"7"},{"journal-title":"A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor MICRO","year":"2003","author":"mukherjee","key":"6"},{"journal-title":"ReStore Symptom Based Soft Error Detection in Microprocessors DSN","year":"2005","author":"wang","key":"32"},{"journal-title":"High Density SRAM robust to radiation-induced Soft Errors in 90nm CMOS Technology ICMTD","year":"2005","author":"roche","key":"5"},{"journal-title":"SlicK Slice-based Locality Exploitation for Efficient Redundant Multithreading ASPLOS","year":"2006","author":"parashar","key":"31"},{"key":"4","article-title":"soft error rate mitigation techniques for modem microcircuits","author":"mavis","year":"2002","journal-title":"Proceedings of the International Reliability Physics Symposium"},{"journal-title":"A reliable substrate for deep submicron microarchitecture design MCIRO","year":"1999","author":"austin","key":"9"},{"journal-title":"Characterizing the Effects of Transient Faults on a High Performance Processor Pipeline DSN","year":"2004","author":"wang","key":"8"}],"event":{"name":"2008 IEEE International Conference on Dependable Systems & Networks With FTCS and DCC (DSN)","start":{"date-parts":[[2008,6,24]]},"location":"Anchorage, AK, USA","end":{"date-parts":[[2008,6,27]]}},"container-title":["2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4610267\/4630050\/04630082.pdf?arnumber=4630082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T18:03:14Z","timestamp":1756404194000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4630082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/dsn.2008.4630082","relation":{},"subject":[],"published":{"date-parts":[[2008,6]]}}}