{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:21:12Z","timestamp":1730215272609,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1109\/dsn.2009.5270337","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T18:41:36Z","timestamp":1254336096000},"page":"195-204","source":"Crossref","is-referenced-by-count":17,"title":["An energy efficient circuit level technique to protect register file from MBUs and SETs in embedded processors"],"prefix":"10.1109","author":[{"given":"M.","family":"Fazeli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Namazi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.G.","family":"Miremadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"18","article-title":"a low energy seu\/set-tolerant latch for deep sub micron technologies","author":"fazeli","year":"0","journal-title":"IET Computers & Digital Techniques"},{"key":"15","article-title":"a low cost code-based methodology for tolerating multiple bit upsets in memories","author":"dutta","year":"2007","journal-title":"IEEE Workshop on System Effects of Logic Soft Errors"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249472"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.51"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1070"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860679"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839154"},{"journal-title":"LEON2 Processor User's Manual","year":"2005","author":"resarch","key":"22"},{"key":"23","first-page":"307","article-title":"caching processor general registers","volume":"95","author":"yung","year":"1995","journal-title":"Proceedings of International Conference on Computer Design (ICCD"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310783"},{"key":"25","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"key":"26","first-page":"421","article-title":"cost efficient soft error protection for embedded microprocessors","author":"blome","year":"2006","journal-title":"Proc Int Conf Compilers Architectures and Synthesis Embedded Systems"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.60"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"1","first-page":"519","article-title":"characterization of multibit soft error events in advanced srams","author":"maiz","year":"2003","journal-title":"Proc IEEE Int Electron Device Meeting"},{"key":"7","article-title":"using register ace time predictions to protect register files against soft errors","author":"montesinos","year":"2007","journal-title":"Proc Int Conference on Dependable Systems and Networks (DSN)"},{"key":"6","article-title":"using register ace time predictions to protect register files against soft errors","author":"montesinos","year":"2008","journal-title":"IEEE Transactions on Dependable and Secure Computing (IEEE TDSC)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874355"},{"key":"4","article-title":"a self-correcting soft error tolerant flop-flop","author":"drake","year":"2005","journal-title":"12th NASA Symposium on VLSI Design Coeur d'Alene"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1997.614076"}],"event":{"name":"Networks (DSN)","start":{"date-parts":[[2009,6,29]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2009,7,2]]}},"container-title":["2009 IEEE\/IFIP International Conference on Dependable Systems & Networks"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5243642\/5270274\/05270337.pdf?arnumber=5270337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:47:51Z","timestamp":1489902471000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5270337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/dsn.2009.5270337","relation":{},"subject":[],"published":{"date-parts":[[2009,6]]}}}