{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:18:15Z","timestamp":1742393895821,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/dsn.2010.5544920","type":"proceedings-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T16:44:07Z","timestamp":1281458647000},"page":"141-150","source":"Crossref","is-referenced-by-count":5,"title":["Bit-slice logic interleaving for spatial multi-bit soft-error tolerance"],"prefix":"10.1109","author":[{"given":"Nishant J.","family":"George","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carl R.","family":"Elks","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Barry W.","family":"Johnson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Lach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269335"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219"},{"article-title":"Architecture Design for Soft Errors","year":"2008","author":"mukherjee","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/545214.545227","article-title":"Detailed Design and Evaluation of Redundant Multithreading Alternatives","author":"mukherjee","year":"2002","journal-title":"International Symposium on Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627361"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800526"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.785842"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/54.587743"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1896","DOI":"10.1109\/JSSC.2003.818146","article-title":"A l.3GHz Fifth Generation SPARC64 Microprocessor","author":"ando","year":"2003","journal-title":"International Solid-State Circuits Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"article-title":"Design and Analysis of Fault-Tolerant Digital Systems","year":"1989","author":"johnson","key":"ref8"},{"article-title":"System Reliability Theory: Models and Statistical Metehods","year":"1994","author":"h\u00f8yland","key":"ref7"},{"key":"ref2","first-page":"62","article-title":"Validation of Hardware Error Recovery Mechanisms for the SPARC64 V Microprocessor","author":"ando","year":"2008","journal-title":"Dependable Systems and Networks"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884788"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884789"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"},{"key":"ref23","article-title":"z6-The Next-Generation Mainframe Microprocessor","author":"webb","year":"2007","journal-title":"Hot Chips"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1126\/science.206.4420.776","article-title":"Effects of Cosmic Rays on Computer Memories","volume":"206","author":"ziegler","year":"1979","journal-title":"Science"}],"event":{"name":"Networks (DSN)","start":{"date-parts":[[2010,6,28]]},"location":"Chicago, IL, USA","end":{"date-parts":[[2010,7,1]]}},"container-title":["2010 IEEE\/IFIP International Conference on Dependable Systems & Networks (DSN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5532324\/5544245\/05544920.pdf?arnumber=5544920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:24:19Z","timestamp":1497860659000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5544920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dsn.2010.5544920","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}