{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:37:56Z","timestamp":1729665476248,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/dsn.2011.5958227","type":"proceedings-article","created":{"date-parts":[[2011,7,21]],"date-time":"2011-07-21T15:17:24Z","timestamp":1311261444000},"page":"291-302","source":"Crossref","is-referenced-by-count":0,"title":["Transparent dynamic binding with fault-tolerant cache coherence protocol for chip multiprocessors"],"prefix":"10.1109","author":[{"given":"Shuchang","family":"Shan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658626"},{"key":"ref32","article-title":"Understanding The Effects of WrongPath Memory References on Processor Performance","author":"mutlu","year":"2004","journal-title":"WMPI in conjunction with ISCA"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"year":"1999","key":"ref30","article-title":"Data integrity for Compaq Non Stop Himalaya servers"},{"key":"ref37","first-page":"83","article-title":"Automatic instruction-level software-only recovery","author":"reis","year":"2006","journal-title":"DSN"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.21"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"1256","DOI":"10.1016\/j.jpdc.2007.03.005","article-title":"The impact of wrong-path memory references in cache-coherent multiprocessor systems","volume":"67","author":"sendaga","year":"2007","journal-title":"ACM Journal of Parallel and Distributed Computing"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544918"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.100"},{"key":"ref13","article-title":"Evaluating Dynamic Core Coupling in a Scalable Tiled-CMP Architecture","author":"sanchez","year":"2008","journal-title":"In WDDD in conjunction with ISCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454138"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346210"},{"key":"ref16","first-page":"109","article-title":"An adaptive cache coherence protocol optimized for migratory sharing","author":"stenstrom","year":"1993","journal-title":"in ISCA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024420"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457206"},{"key":"ref28","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.917334"},{"key":"ref27","first-page":"191","author":"tullsen","year":"1996","journal-title":"Exploiting Choice Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.9"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"ref8","first-page":"99","article-title":"Detailed design and evaluation of redundant multithreading alternatives","author":"mukherjee","year":"2002","journal-title":"in ISCA"},{"journal-title":"Technology Intel Magazine","year":"2005","author":"borkar","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837358"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"ref21","first-page":"196","article-title":"DIYA: A Reliable Substrate for Deep Submicron Microarchitecture Design","author":"austin","year":"1999","journal-title":"Micro"},{"key":"ref24","first-page":"214","article-title":"Dual use of superscalar datapath for transient-fault detection and recovery","author":"ray","year":"2001","journal-title":"Micro"},{"key":"ref23","first-page":"434","article-title":"Microarchitectural-based inspection: a technique for transient-fault tolerance in microprocessors","author":"qureshi","year":"2005","journal-title":"DSN"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.19"}],"event":{"name":"Networks (DSN)","start":{"date-parts":[[2011,6,27]]},"location":"Hong Kong, China","end":{"date-parts":[[2011,6,30]]}},"container-title":["2011 IEEE\/IFIP 41st International Conference on Dependable Systems & Networks (DSN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5949577\/5958196\/05958227.pdf?arnumber=5958227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T22:53:44Z","timestamp":1712616824000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5958227\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/dsn.2011.5958227","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}