{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,20]],"date-time":"2026-07-20T13:48:50Z","timestamp":1784555330108,"version":"3.55.0"},"reference-count":178,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1109\/dsn69566.2026.00023","type":"proceedings-article","created":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T19:41:43Z","timestamp":1783539703000},"page":"81-95","source":"Crossref","is-referenced-by-count":1,"title":["ScaleDisturb: Exploiting Temporal Asymmetry to Amplify Read Disturbance in Modern DRAM Chips"],"prefix":"10.1109","author":[{"given":"Jikun","family":"Wang","sequence":"first","affiliation":[{"name":"ETH Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haocong","family":"Luo","sequence":"additional","affiliation":[{"name":"ETH Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ataberk","family":"Olgun","sequence":"additional","affiliation":[{"name":"ETH Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"\u0130smail Emir","family":"Y\u00fcksel","sequence":"additional","affiliation":[{"name":"ETH Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Giray Ya\u011fl\u0131k\u00e7\u0131","sequence":"additional","affiliation":[{"name":"ETH Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Liang","sequence":"additional","affiliation":[{"name":"Inria Paris"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"F. Nisa","family":"Bostanc\u0131","sequence":"additional","affiliation":[{"name":"ETH Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad","family":"Sadrosadati","sequence":"additional","affiliation":[{"name":"ETH Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Field-Effect Transistor Memory","volume-title":"U.S. Patent","author":"Dennard","year":"1968"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IMW61990.2025.11026935"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927156"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-16350-1_1"},{"key":"ref7","article-title":"Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques","author":"Kim","year":"2020","journal-title":"ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480110"},{"key":"ref11","article-title":"Half-Double: Hammering From the Next Row Over","author":"Kogler","year":"2022","journal-title":"USENIX Security"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589063"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3409521"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3568350"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S60304.2024.00013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS65138.2025.11022861"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00069"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00048"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN58291.2024.00022"},{"key":"ref20","article-title":"Blaster: Characterizing the blast radius of rowhammer","author":"Lang","year":"2023","journal-title":"DRAMSec"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref25","article-title":"PARBOR: An Efficient SystemLevel Technique to Detect Data-Dependent Failures in DRAM","author":"Khan","year":"2016","journal-title":"DSN"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref30","year":"2012","journal-title":"JESD79-3: DDR3 SDRAM Standard"},{"key":"ref31","year":"2020","journal-title":"JESD79-4C: DDR4 SDRAM Standard"},{"key":"ref32","year":"2024","journal-title":"JESD79-5C: DDR5 SDRAM Standard"},{"key":"ref33","volume-title":"About the Security Content of Mac EFI Security Update 2015-001","year":"2015"},{"key":"ref34","volume-title":"HP Moonshot Component Pack Version 2015.05.0","year":"2015"},{"key":"ref35","volume-title":"Row Hammer Privilege Escalation","year":"2015"},{"key":"ref36","article-title":"Throttling Support for Row-Hammer Counters","volume-title":"U.S. Patent","author":"Greenfield","year":"2016"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2014.2332177"},{"key":"ref38","article-title":"Distributed Row Hammer Tracking","volume-title":"US Patent App","author":"Bains","year":"2014"},{"key":"ref39","article-title":"Method, Apparatus and System for Providing a Memory Refresh","volume-title":"US Patent","author":"Bains","year":"2015"},{"key":"ref40","article-title":"Row Hammer Refresh Command","volume-title":"US Patent App","author":"Bains","year":"2014"},{"key":"ref41","article-title":"Row Hammer Refresh Command","volume-title":"US Patent App","author":"Bains","year":"2014"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872390"},{"key":"ref43","article-title":"Row Hammer Refresh Command","volume-title":"U.S. Patent","author":"Bains","year":"2015"},{"key":"ref44","article-title":"Row Hammer Monitoring Based on Stored Row Hammer Threshold Value","volume-title":"US Patent","author":"Bains","year":"2016"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2614497"},{"key":"ref46","article-title":"Distributed Row Hammer Tracking","volume-title":"U.S. Patent","author":"Bains","year":"2016"},{"key":"ref47","article-title":"Throttling Support for Row-Hammer Counters","volume-title":"U.S. Patent","author":"Greenfield","year":"2016"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"ref50","article-title":"MASCAT: Stopping Microarchitectural Attacks Before Execution","author":"Irazoqui","year":"2016","journal-title":"IACR Cryptology"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"ref54","author":"Ya\u011fl\u0131k\u00e7\u0131","year":"2021","journal-title":"Security Analysis of the Silver Bullet Technique for RowHammer Prevention"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2967217"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"ref59","article-title":"Can\u2019t Touch This: Software-Only Mitigation Against Rowhammer Attacks Targeting Kernel Memory","author":"Brasser","year":"2017","journal-title":"USENIX Security"},{"key":"ref60","article-title":"ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks","author":"Konoth","year":"2018","journal-title":"OSDI"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214299"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00088"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00056"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"ref66","article-title":"SoftTRR: Protect Page Tables against Rowhammer Attacks using Software-only Target Row Refresh","author":"Zhang","year":"2022","journal-title":"USENIX ATC"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774703"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/sp46215.2023.10179390"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00062"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00022"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2022NGP0008"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00020"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00085"},{"key":"ref74","volume-title":"ALARM: Active LeArning of Rowhammer Mitigations","author":"Naseredini","year":"2022"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.7924\/r4hh6p604"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.3390\/s22093586"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00060"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465295"},{"key":"ref79","article-title":"Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect","volume-title":"US Patent","author":"Devaux","year":"2021"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00035"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764591"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527427"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3045966"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070999"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179327"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329827"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00074"},{"key":"ref88","article-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation","author":"Bennett","year":"2021","journal-title":"DRAMSec"},{"key":"ref89","article-title":"ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation","author":"Olgun","year":"2024","journal-title":"USENIX Security"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00050"},{"key":"ref91","article-title":"Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance","author":"Canpolat","year":"2024","journal-title":"DRAMSec"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00049"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640404"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00071"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00073"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067805"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00071"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00072"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00070"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731117"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3730997"},{"key":"ref102","article-title":"CnCPRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","author":"Lin","year":"2025","journal-title":"DRAMSec"},{"key":"ref103","article-title":"DRFM and the Art of Rowhammer Sampling","author":"Qazi","year":"2025","journal-title":"DRAMSec"},{"key":"ref104","article-title":"Counterpoint: One-Hot Counting for PRAC-Based RowHammer Mitigation","author":"Lu","year":"2025","journal-title":"DRAMSec"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00078"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00079"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00080"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/3725843.3756029"},{"key":"ref109","year":"2020","journal-title":"JESD79-5: DDR5 SDRAM Standard"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3282172"},{"key":"ref111","volume-title":"DRAM Bender \u2014 GitHub Repository","year":"2022"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"ref113","year":"2017","journal-title":"SoftMC \u2014 GitHub Repository"},{"key":"ref114","year":"2021","journal-title":"Xilinx Alveo U200 FPGA Board"},{"key":"ref115","article-title":"Automation Limited","author":"Maxwell","year":"2021","journal-title":"FT20X Series PID Temperature Controller User Manual"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080242"},{"key":"ref117","year":"2018","journal-title":"16Gb: x4, x8, x16 DDR4 SDRAM Features - MT40A4G4, MT40A2G8, MT40A1G16"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480061"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00017"},{"key":"ref121","article-title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling","author":"Kang","year":"2014","journal-title":"The Memory Forum"},{"key":"ref122","article-title":"SoftwareOnly Reverse Engineering of Physical DRAM Mappings for Rowhammer Attacks","author":"Barenghi","year":"2018","journal-title":"IVSW"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00054"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3296153"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00083"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707242"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00020"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304039"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994601"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3418300"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48228.2024.10529371"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268437"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3060362"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/irps48203.2023.10117677"},{"key":"ref138","year":"2022","journal-title":"Linux 5.4.0-131.147 source package in Ubuntu"},{"key":"ref139","year":"2020","journal-title":"Intel\u00ae Core\u2122 i5-10400 Processor (12M Cache, up to 4.30 GHz)"},{"key":"ref140","year":"2018","journal-title":"288-pin Unbuffered DIMM based on 8Gb C-die"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241139"},{"key":"ref142","article-title":"SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"de Ridder"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/SP63933.2026.00083"},{"key":"ref144","article-title":"How physical addresses map to rows and banks in DRAM","author":"Seaborn","year":"2015"},{"key":"ref145","year":"2022","journal-title":"Summary of Hugetlbpage Support"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref150","article-title":"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory","author":"Dell","year":"1997","journal-title":"IBM Microelectronics Division"},{"key":"ref151","article-title":"Chipkill Correct Memory Architecture","author":"Locklear","year":"2000","journal-title":"Dell Enterprise Systems Group, Technology Brief"},{"key":"ref152","volume-title":"Advanced ECC Memory for the IBM Netfinity 7000 M10"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.13"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(82)90012-0"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2023.3333759"},{"key":"ref157","volume-title":"Ramulator V2.0"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref159","volume-title":"Ramulator"},{"key":"ref160","volume-title":"SPEC CPU","year":"2006"},{"key":"ref161","volume-title":"SPEC CPU","year":"2017"},{"key":"ref162","volume-title":"TPC Benchmarks"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.010"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1145\/3721848.3721850"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3235973"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.12.027"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.10.014"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S58398.2023.00042"},{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1109\/tdmr.2016.2607174"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3334763"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-7487-7_7"},{"key":"ref174","article-title":"Retrospective: Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","author":"Mutlu","year":"2023"},{"key":"ref175","article-title":"Research Problems and Opportunities in Memory Systems","author":"Mutlu","year":"2014","journal-title":"SUPERFRI"},{"key":"ref176","article-title":"Retrospective: RAIDR: Retention-Aware Intelligent DRAM Refresh","author":"Mutlu","year":"2023"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"ref178","article-title":"Retrospective: An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms","author":"Mutlu","year":"2023"}],"event":{"name":"2026 56th Annual IEEE International Conference on Dependable Systems and Networks (DSN)","location":"Charlotte, NC, USA","start":{"date-parts":[[2026,6,22]]},"end":{"date-parts":[[2026,6,25]]}},"container-title":["2026 56th Annual IEEE International Conference on Dependable Systems and Networks (DSN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11593123\/11593173\/11593343.pdf?arnumber=11593343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T05:12:46Z","timestamp":1783573966000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11593343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":178,"URL":"https:\/\/doi.org\/10.1109\/dsn69566.2026.00023","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]}}}