{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:21:03Z","timestamp":1730215263784,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/dtis.2012.6232950","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:41:56Z","timestamp":1342741316000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["On\/off-current ratios of transfer-free bilayer graphene FETs as a function of temperature"],"prefix":"10.1109","author":[{"given":"P. J.","family":"Wessely","sequence":"first","affiliation":[{"name":"Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Schlo\u00dfgartenstra\u00dfe 8, 64289 Darmstadt, Germany"}]},{"given":"F.","family":"Wessely","sequence":"additional","affiliation":[{"name":"Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Schlo\u00dfgartenstra\u00dfe 8, 64289 Darmstadt, Germany"}]},{"given":"E.","family":"Birinci","sequence":"additional","affiliation":[{"name":"Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Schlo\u00dfgartenstra\u00dfe 8, 64289 Darmstadt, Germany"}]},{"given":"U.","family":"Schwalke","sequence":"additional","affiliation":[{"name":"Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Schlo\u00dfgartenstra\u00dfe 8, 64289 Darmstadt, Germany"}]},{"given":"B.","family":"Riedinger","sequence":"additional","affiliation":[{"name":"Fraunhofer-Institut f\u00fcr Werkstoffmechanik, W\u00f6hlerstrasse 11, 79108 Freiburg, Germany"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"crossref","DOI":"10.1021\/nl9039636","article-title":"Graphene field-effect transistors with high on\/off current ratio and large transport band gap at room temperature","volume":"10","author":"xia","year":"2010","journal-title":"Nano Lett"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1021\/nn101950n"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2011.5941438"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.97.187401"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1849"},{"journal-title":"Silicon-CMOS Compatible In-Situ CCVD Grown Graphene Transistors with Ultra-High On\/Off-Current Ratio","year":"2011","author":"wessely","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1149\/1.3703508"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1149\/1.3493679"},{"key":"7","doi-asserted-by":"crossref","first-page":"1542","DOI":"10.1021\/nl9037714","article-title":"Direct chemical vapour deposition of graphene on dielectric surface","volume":"10","author":"ismach","year":"2010","journal-title":"Nano Letters"},{"key":"6","doi-asserted-by":"crossref","first-page":"3612","DOI":"10.1021\/nl201362n","article-title":"Direct formation of wafer scale graphene thin layers on insulating substrates by chemical vapour deopsition","volume":"11","author":"su","year":"2011","journal-title":"ACS Nano Lett"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.ssc.2007.04.023"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.4028\/www.scientific.net\/SSP.156-158.499"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCS.2009.5414197"},{"key":"8","article-title":"Graphene thin films consisting of nanograins of mulitlayer graphene on sapphire substrates directly grown by alcohol chemical vapor deposition","author":"miyasaka","year":"2011","journal-title":"JJAP 50 04DH12-1\/4"}],"event":{"name":"2012 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2012,5,16]]},"location":"Tunis, Tunisia","end":{"date-parts":[[2012,5,18]]}},"container-title":["7th International Conference on Design &amp; Technology of Integrated Systems in Nanoscale Era"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225516\/6232941\/06232950.pdf?arnumber=6232950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T11:57:22Z","timestamp":1623239842000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6232950\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dtis.2012.6232950","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}