{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:47:00Z","timestamp":1725526020628},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/dtis.2012.6232984","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:41:56Z","timestamp":1342741316000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A logic sharing synthesis tool for mutually exclusive applications"],"prefix":"10.1109","author":[{"given":"Alp","family":"Kilic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthieu","family":"Tuna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981088"},{"year":"0","key":"16"},{"key":"13","first-page":"97","article-title":"Sherlekar. Design considerations for regular fabrics. In","author":"deepak","year":"2004","journal-title":"Proceedings of the 2004 international symposium on Physical design - ISPD '04"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2000832.2000836"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"year":"0","key":"2"},{"journal-title":"Berkeley Logic Interchange Format (BLIF)","year":"1996","key":"1"},{"key":"10","first-page":"111","author":"mcmurchie","year":"1995","journal-title":"Pathfinder A Negotiation-Based Performance-Driven Router for FPGAs"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1035"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"}],"event":{"name":"2012 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2012,5,16]]},"location":"Tunis, Tunisia","end":{"date-parts":[[2012,5,18]]}},"container-title":["7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6225516\/6232941\/06232984.pdf?arnumber=6232984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:40:51Z","timestamp":1490110851000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6232984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dtis.2012.6232984","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}