{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:20:20Z","timestamp":1729671620101,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/dtis.2013.6527772","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T18:55:29Z","timestamp":1372186529000},"page":"25-29","source":"Crossref","is-referenced-by-count":2,"title":["Statistical modelling of analog circuits for test metrics computation"],"prefix":"10.1109","author":[{"given":"K.","family":"Beznia","sequence":"first","affiliation":[]},{"given":"A.","family":"Bounceur","sequence":"additional","affiliation":[]},{"given":"S.","family":"Mir","sequence":"additional","affiliation":[]},{"given":"R.","family":"Euler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"206","article-title":"Low-power in-circuit testing of an LNA","author":"machado da silva","year":"2005","journal-title":"IEEE International Mixed-Signals Testing Workshop"},{"key":"11","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1111\/1467-9868.00382","article-title":"The evaluation of general noncentred orthant probabilities","volume":"65","author":"miwa","year":"2003","journal-title":"Journal of the Royal Statistical Society Series B"},{"key":"12","first-page":"37","article-title":"New numerical algorithm for multivariate nonnal probabilities","volume":"111","author":"mi","year":"2009","journal-title":"T He R Journal"},{"key":"3","first-page":"281","article-title":"CAT platform for analogue and mixed-signal test evaluation and optimization","author":"bounceur","year":"2007","journal-title":"IFIP International Federation for Infonnation Processing Volume 249 VLSI-SoC Research Trends in VLSI and Systems on Chip Eds"},{"key":"2","article-title":"Test limits evaluation for an adc design-for-test approach by using a cat platfonn","author":"lechuga","year":"2008","journal-title":"23rd International Conference on Design of Circuits and Integrated Systems (DClS)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766670"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1080\/10618600.1992.10477010"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654165"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2016136"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2149522"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5006-6"},{"key":"9","first-page":"229","author":"sklar","year":"1959","journal-title":"Fonctions de Nipartition Ii N Dimensions et Leurs Marges"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2020721"}],"event":{"name":"2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2013,3,26]]},"location":"Abu Dhabi","end":{"date-parts":[[2013,3,28]]}},"container-title":["2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520922\/6527765\/06527772.pdf?arnumber=6527772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T15:14:09Z","timestamp":1498058049000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6527772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dtis.2013.6527772","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}