{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:36:53Z","timestamp":1725478613321},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/dtis.2013.6527801","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T14:55:29Z","timestamp":1372172129000},"page":"171-172","source":"Crossref","is-referenced-by-count":1,"title":["Robust polysilicon gate FinFET SRAM design using dynamic back-gate bias"],"prefix":"10.1109","author":[{"given":"B.","family":"Ebrahimi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Sehatbakhsh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019279"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346590"},{"key":"1","first-page":"118","article-title":"FinFET-A quasiplanar double-gate mosfet","author":"tang","year":"2001","journal-title":"ISSCCDig Techn Papers"},{"key":"7","first-page":"25","article-title":"Energy\/power breakdown of pipelined nanometer caches (90 nm\/65 nm\/45 nm\/32 nm)","author":"rodriguez","year":"2006","journal-title":"Proc ISLPED"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2059054"}],"event":{"name":"2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2013,3,26]]},"location":"Abu Dhabi","end":{"date-parts":[[2013,3,28]]}},"container-title":["2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520922\/6527765\/06527801.pdf?arnumber=6527801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:19:00Z","timestamp":1490224740000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6527801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/dtis.2013.6527801","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}