{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:23:53Z","timestamp":1729661033765,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/dtis.2013.6527804","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T18:55:29Z","timestamp":1372186529000},"page":"178-179","source":"Crossref","is-referenced-by-count":0,"title":["Bottom-up design of a high performance ultra-low power DFT utilizing multiple-V&lt;inf&gt;DD&lt;\/inf&gt;, multiple-Vth and gate sizing"],"prefix":"10.1109","author":[{"given":"M.","family":"Jafari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Imani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Fathipour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Sehatbakhsh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2007.4441906"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.509"},{"key":"1","volume":"996","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68953-1_13"},{"key":"6","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1109\/43.986424","article-title":"Algorithms for minimizing standby power in deep submicrometer, dual-V< sub> t<\/sub> CMOS circuits","volume":"21","author":"wang","year":"2002","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"4","article-title":"Total power optimization through simultaneously multiple-Vdd multiple-Vth assignment and device sizing with stack forcing in Low Power Electronics and Design, 2004. ISLPED'04","author":"hung","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on"},{"key":"8","first-page":"1054","article-title":"A practical method to improve phasor and power measurement accuracy of DFT algorithm. Power Delivery","volume":"21","author":"wang","year":"2006","journal-title":"IEEE Transactions on"}],"event":{"name":"2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2013,3,26]]},"location":"Abu Dhabi","end":{"date-parts":[[2013,3,28]]}},"container-title":["2013 8th International Conference on Design &amp; Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6520922\/6527765\/06527804.pdf?arnumber=6527804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T15:14:08Z","timestamp":1498058048000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6527804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dtis.2013.6527804","relation":{},"subject":[],"published":{"date-parts":[[2013,3]]}}}