{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:48:50Z","timestamp":1725540530037},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/dtis.2014.6850646","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T18:24:23Z","timestamp":1406658263000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["Low overhead output response compaction in RAS architectures"],"prefix":"10.1109","author":[{"given":"I.","family":"Voyiatzis","sequence":"first","affiliation":[]},{"given":"C.","family":"Efstathiou","sequence":"additional","affiliation":[]},{"given":"K.","family":"Sgouropoulou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2159116"},{"journal-title":"Built-In Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"1"},{"key":"7","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1145\/127601.127681","article-title":"ATPG based on a novel grid-addressable latch element","author":"chandra","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"6","article-title":"Progressive random access scan: A simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proc of International Test Conference (ITC)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583993"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1063\/1.1540058"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2009.4938047"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386979"}],"event":{"name":"2014 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2014,5,6]]},"location":"Santorini, Greece","end":{"date-parts":[[2014,5,8]]}},"container-title":["2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6844517\/6850634\/06850646.pdf?arnumber=6850646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:30:40Z","timestamp":1498152640000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6850646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dtis.2014.6850646","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}