{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:21:22Z","timestamp":1730215282534,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/dtis.2014.6850667","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T14:24:23Z","timestamp":1406643863000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Generation and validation of multioperand carry save adders from the web"],"prefix":"10.1109","author":[{"given":"Minas","family":"Dasygenis","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380748"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378622"},{"journal-title":"Residue Arithmetic and its Application to Computer Technology","year":"1967","author":"szabo","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382067"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.9790\/4200-0261419"},{"key":"14","article-title":"Computer arithmetic. Los Alamitos, CA","volume":"1","author":"swartzlander","year":"1990","journal-title":"IEEE Computer Society Press"},{"key":"11","first-page":"430","article-title":"A novel low complexity combinational RNS multiplier using parallel prefix adder","volume":"10","author":"reshadinezhad","year":"2013","journal-title":"IJCSI International Journal of Computer Science Issues"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998275"},{"journal-title":"VHDL Generation from SDL Specifications","year":"1996","author":"daveau","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCS.2008.4746944"},{"journal-title":"ROCCC 2 0 (Riverside Optimizing Compiler for Configurable Computing)","year":"2014","author":"computing","key":"1"},{"key":"10","first-page":"83","article-title":"Performance analysis of 32-bit array multiplier with a carry save adder and with a carry-look-ahead adder","volume":"2","author":"raminder preet","year":"2009","journal-title":"International Journal of Recent Trends in Engineering"},{"journal-title":"Efficient Implementation of FIR Filters Using Bit-level Optimized Carry-save Additions","year":"2000","author":"khoo","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903392"},{"journal-title":"Introducing JSON","year":"0","author":"force","key":"5"},{"key":"4","first-page":"151","article-title":"Carry-save arrays for VLSI signal processing, john gray","volume":"81","author":"denyer","year":"1981","journal-title":"Proc VLSI"},{"journal-title":"Digital Integrated Circuits-A Design Perspective","year":"2004","author":"rabaey","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/12.250610"}],"event":{"name":"2014 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2014,5,6]]},"location":"Santorini, Greece","end":{"date-parts":[[2014,5,8]]}},"container-title":["2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6844517\/6850634\/06850667.pdf?arnumber=6850667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T13:53:01Z","timestamp":1490277181000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6850667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dtis.2014.6850667","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}