{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:23:57Z","timestamp":1725395037530},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/dtis.2014.6850671","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T18:24:23Z","timestamp":1406658263000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Power consumption analysis for mesh based FPGA"],"prefix":"10.1109","author":[{"given":"Sonda","family":"Chtourou","sequence":"first","affiliation":[]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"12","article-title":"The Stratix routing and logic architecture","author":"lewis","year":"2003","journal-title":"InIntl Symp on FPGAs"},{"key":"14","article-title":"Synthesis and optimization benchmarks","author":"logic","year":"1991","journal-title":"Tech Report Microelectronics Centre of North Carolina"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.5121\/ijcsit.2010.2509"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1007\/978-1-4615-5145-4"},{"year":"0","journal-title":"Xilinx Virtex-II Platform FPGAs Complete Data Sheet","key":"3"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1059876.1059881"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/FPT.2004.1393249"},{"key":"10","first-page":"554","article-title":"High-level low power FPGA design methodology national aerospace","author":"wolff","year":"0","journal-title":"Electronics Conference (NAECON)"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/TVLSI.2004.831478"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/503048.503072"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICCD.1998.727025"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/DSD.2001.952353"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/503057.503058"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/81.762929"}],"event":{"name":"2014 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2014,5,6]]},"location":"Santorini, Greece","end":{"date-parts":[[2014,5,8]]}},"container-title":["2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6844517\/6850634\/06850671.pdf?arnumber=6850671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:49:24Z","timestamp":1490291364000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6850671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dtis.2014.6850671","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}