{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:11:45Z","timestamp":1725509505939},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/dtis.2015.7127350","type":"proceedings-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T16:07:41Z","timestamp":1434643661000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["An effective ATPG flow for Gate Delay Faults"],"prefix":"10.1109","author":[{"given":"A.","family":"Bosio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Dilillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Bernardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326826"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.53"},{"key":"ref12","first-page":"1","article-title":"SoC Symbolic Simulation: a case study on delay fault testing","author":"bernardi","year":"2008","journal-title":"11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.28"},{"key":"ref4","first-page":"418","article-title":"Efficient Test Coverage Determination for Delay Faults","author":"carter","year":"1987","journal-title":"Proc Int Test Conf"},{"journal-title":"System on Chip Test Architectures","year":"2008","author":"wang","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990290"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.46805"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437637"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584089"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","article-title":"Semiconductor Industry Association (SIA)","year":"2011","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470632"}],"event":{"name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2015,4,21]]},"location":"Napoli, Italy","end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7118811\/7127334\/07127350.pdf?arnumber=7127350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:10:12Z","timestamp":1490364612000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7127350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dtis.2015.7127350","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}