{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T00:25:36Z","timestamp":1777335936520,"version":"3.51.4"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/dtis.2015.7127354","type":"proceedings-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T16:07:41Z","timestamp":1434643661000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["All digital phase interpolator"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Tsimpos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Souliotis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Demartinos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spiros","family":"Vlassis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/4.859502","article-title":"A low-noise fast-lock phase-locked loop with adaptive bandwidth control","volume":"35","author":"lee","year":"2000","journal-title":"IEEE J of Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2007.4449506"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818577"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271973"},{"key":"ref15","first-page":"181","article-title":"An 128-phase PLL using interpolation technique","volume":"3","author":"chung","year":"2003","journal-title":"J Semiconductor Technology and Science"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405821"},{"key":"ref17","first-page":"341","article-title":"A Phase Interpolator CDR with Low-Voltage CML Circuits","volume":"10","author":"li","year":"2012","journal-title":"Journal of Science and Technology of Electronics"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511005"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2033399"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1364\/OE.17.002392"},{"key":"ref3","first-page":"226","article-title":"A 10.3125Gb\/s Burst-Mode CDR Circuit using a DAC","author":"terada","year":"2008","journal-title":"Dig Tech Papers Solid-State Circuits Conf (ISSCC)"},{"key":"ref6","first-page":"154","article-title":"A 1-to-6Gb\/s Phase-Interpolator-Based Burst-Mode CDR in 65nm CMOS","year":"2011","journal-title":"Dig Tech Papers Solid-State Circuits Conf (ISSCC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523138"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280015"},{"key":"ref2","year":"0","journal-title":"MIPI Alliance"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433821"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688089"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/SSMSD.2003.1190436","article-title":"A compact phase interpolator for 3.1256G Serdes application","author":"jiang","year":"2003","journal-title":"Proc IEEE Southwest Symp Mixed-Signal Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271681"},{"key":"ref24","first-page":"173","article-title":"A 90-nm CMOS 5-GHz ring oscillator PLL with delay-discriminator-based active phase-noise cancellation","author":"min","year":"2012","journal-title":"(RFIC) Proc IEEE Int Symp Radio Frequency Integrated Circuits"},{"key":"ref23","first-page":"1019","article-title":"A 0.5V 6-bit Scalable Phase Interpolator","author":"kumakil","year":"2010","journal-title":"Proc IEEE Asia-Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006225"}],"event":{"name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","location":"Napoli, Italy","start":{"date-parts":[[2015,4,21]]},"end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7118811\/7127334\/07127354.pdf?arnumber=7127354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T10:03:43Z","timestamp":1498212223000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7127354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dtis.2015.7127354","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}