{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T18:06:05Z","timestamp":1772733965161,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/dtis.2015.7127362","type":"proceedings-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T16:07:41Z","timestamp":1434643661000},"page":"1-5","source":"Crossref","is-referenced-by-count":16,"title":["On the limitations of logic testing for detecting Hardware Trojans Horses"],"prefix":"10.1109","author":[{"given":"Marie-Lise","family":"Flottes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sophie","family":"Dupuis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Papa-Sidy","family":"Ba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Rouzeyre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/FDTC.2013.15","author":"bhasin","year":"2013","journal-title":"Hardware Trojan Horses in Cryptographic IP Cores In Fault Diagnostic and Tolerance in Cryptography (FDTC'13)"},{"key":"ref11","first-page":"327","author":"banga","year":"2009","journal-title":"A Novel Sustained Vector Technique for the Detection of Hardware Trojans In International Conference on VLSI Design (VLSJ'09)"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/HST.2008.4559047","author":"banga","year":"2008","journal-title":"A Region Based Approach for the Identification of Hardware Trojans In International Workshop on Hardware-Oriented Security and Trust (HOST'08)"},{"key":"ref13","author":"di natale","year":"0","journal-title":"Identification f Hardware Trojans triggering signals In First Workshop on Trustworthy Manufacturing and Utilization of Secure Devices (TRUDEVICE'13) 2013"},{"key":"ref14","year":"0","journal-title":"Synopsys Tetramax"},{"key":"ref4","first-page":"1266","volume":"102","author":"rajendran","year":"2014","journal-title":"Regaining Trust in VLSI Design Design-for-trust Techniques In Proceedings of the IEEE Special Issue on Trustworthy Hardware"},{"key":"ref3","first-page":"1229","volume":"102","author":"bhunia","year":"2014","journal-title":"Hardware Trojan Attacks Threat Analysis and Countermeasures In Proceedings of the IEEE Special Issue on Trustworthy Hardware"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1109\/SP.2007.36","author":"agrawal","year":"2007","journal-title":"Trojan Detection using IC Fingerprinting In IEEE Symposium on Security and Privacy (SP'07)"},{"key":"ref5","first-page":"18","author":"kitsos","year":"2014","journal-title":"Towards a Hardware Trojan detection methodology In Mediterranean Conference on Embedded Computing (MECO'14)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484928"},{"key":"ref7","first-page":"51","author":"jin","year":"2008","journal-title":"Hardware Trojan Detection Using Path Delay Fingerprint In IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref1","first-page":"15","author":"wang","year":"2008","journal-title":"Detecting Malicious Inclusions in Secure Hardware Challenges and Solutions In IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08)"},{"key":"ref9","first-page":"396","author":"chakraborty","year":"2009","journal-title":"MERO A Statistical Approach for Hardware Trojan Detection In International Conference on Cryptographic Hardware and Embedded Systems (CHES'09)"}],"event":{"name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","location":"Napoli, Italy","start":{"date-parts":[[2015,4,21]]},"end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7118811\/7127334\/07127362.pdf?arnumber=7127362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,3]],"date-time":"2020-09-03T16:11:02Z","timestamp":1599149462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7127362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dtis.2015.7127362","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}