{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,26]],"date-time":"2025-05-26T10:42:01Z","timestamp":1748256121561},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/dtis.2015.7127364","type":"proceedings-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T20:07:41Z","timestamp":1434658061000},"page":"1-2","source":"Crossref","is-referenced-by-count":12,"title":["Implementation and verification of a generic universal memory controller based on UVM"],"prefix":"10.1109","author":[{"given":"Khaled","family":"Khalifa","sequence":"first","affiliation":[]},{"given":"Khaled","family":"Salah","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2012","key":"ref4"},{"year":"0","key":"ref3"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2010","author":"bruce","key":"ref10"},{"journal-title":"Revision 1 0","year":"2011","key":"ref6"},{"journal-title":"UVM 1 0 Reference Manual","year":"2011","key":"ref11"},{"journal-title":"Technical Report Revision 1 0","year":"2013","key":"ref5"},{"journal-title":"UVM 1 1 User's Guide","year":"2011","key":"ref12"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/ECTICon.2014.6839711","author":"khalifa","year":"2014","journal-title":"A novel memory controller architecture In Electrical Engineering\/Electronics Computer Telecommunications and Information Technology (ECTI-CON) 2014 11th International Conference on"},{"year":"2013","key":"ref7"},{"journal-title":"Revision 1 1","year":"2008","key":"ref2"},{"key":"ref9","first-page":"1","author":"khalifa","year":"2014","journal-title":"Memory controller architectures A comparative study In Design and Test Symposium (IDT) 2013 8th International"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"}],"event":{"name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2015,4,21]]},"location":"Napoli, Italy","end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7118811\/7127334\/07127364.pdf?arnumber=7127364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:03:42Z","timestamp":1498226622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7127364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dtis.2015.7127364","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}