{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:00:51Z","timestamp":1725573651098},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/dtis.2015.7127371","type":"proceedings-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T20:07:41Z","timestamp":1434658061000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Comparative analysis of RD and Atomistic trap-based BTI models on SRAM Sense Amplifier"],"prefix":"10.1109","author":[{"given":"Innocent","family":"Agbo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Cosemans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter","family":"Weckx","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"152","article-title":"From Mean Values to Distribution of BTI Lifetime of Deeply scaled FETs through Atomistic Understanding of the Degradation","author":"luque","year":"2011","journal-title":"Symp on VLSI Tech"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609444"},{"key":"ref12","article-title":"A comparative study of NBTI and PBTI in SiO2\/HfO2 stacks with FUSI, TiN gates","author":"zafar","year":"0","journal-title":"Pro of VLSI Technology Symp 2006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231060"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2136316"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref16","first-page":"348","article-title":"BTI impacts on logical gates in nano-scale CMOS technology","author":"khan","year":"2012","journal-title":"Proc IEEE Int DDECS"},{"key":"ref17","article-title":"Variability-aware design of low power SRAM memories","author":"cosemans","year":"0","journal-title":"Ph D Thesis Katholieke Universiteit Leuven 2009"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488856"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2267274"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"journal-title":"Predictive Technology Model","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"ref6","article-title":"Bias Temperature Instability Analysis of FinFET based SRAM cells","author":"khan","year":"0","journal-title":"DATE 2014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116291"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref7","first-page":"381","article-title":"Disorder-Controlled-Kinetics Model NBTI and its Experimental Verification","author":"kaczer","year":"2005","journal-title":"IPRS"},{"key":"ref2","article-title":"Micro architecture and Design Challenges for Giga scale Integration","author":"borkar","year":"0","journal-title":"Pro of Intl Sympos Micro Architecture 2004"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269296"},{"journal-title":"International Technology Roadmap for Semiconductors 2004","year":"0","key":"ref1"},{"key":"ref20","article-title":"BTI Analysis for High Performance and Low power SRAM Sense Amplifier Designs","author":"agbo","year":"2015","journal-title":"MedIA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.1889226"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784501"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.77"},{"key":"ref26","article-title":"Testing Static Random Access Memories: Defects, Fault Models and Test Patterns","author":"hamdioui","year":"0","journal-title":"Kluwer Academic Press Publishers The Netherlands 2004"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531974"}],"event":{"name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2015,4,21]]},"location":"Napoli, Italy","end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7118811\/7127334\/07127371.pdf?arnumber=7127371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:57:53Z","timestamp":1490378273000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7127371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/dtis.2015.7127371","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}