{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T11:05:29Z","timestamp":1758279929857,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/dtis.2015.7127372","type":"proceedings-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T16:07:41Z","timestamp":1434643661000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["Modeling avalanche breakdown for ESD diodes in integrated circuits"],"prefix":"10.1109","author":[{"given":"Camillo","family":"Stefanucci","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pietro","family":"Buccella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maher","family":"Kayal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean Michel","family":"Sallese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.11.016"},{"journal-title":"Cadence Spectre Circuit Simulator","year":"0","key":"ref11"},{"journal-title":"Synopsys Sentaurus Device","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(70)90139-5"},{"article-title":"Electrostatic Discharge (ESD) Protection in CMOS","year":"2002","author":"ward","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2011.5890823"},{"journal-title":"On-Chip ESD Protection for Integrated Circuits An IC Design Perspective","year":"2006","author":"wang","key":"ref3"},{"key":"ref6","article-title":"Layout-Aware, distributed, compact model for multi-finger MOSFETs operating under ESD conditions","author":"meng","year":"2013","journal-title":"Proc Electrical Overstress\/Electrostatic Discharge (EOS\/ESD) Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2035025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.105.1246"},{"journal-title":"Physics of Semiconductor Devices","year":"1981","author":"sze","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2011.6095819"},{"key":"ref1","article-title":"ESD failure mechanisms of analog I\/O cells in 0.18 CMOS technology","volume":"6","author":"ker","year":"2006","journal-title":"IEEE Transaction on Device and Materials Reliability"},{"key":"ref9","first-page":"161","article-title":"A computationally stable quasi-empirical compact model for simulation of MOS breakdown in ESD-protection circuit design","author":"lim","year":"1997","journal-title":"Proc Int Conf Semicon Processes and Devices"}],"event":{"name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2015,4,21]]},"location":"Napoli, Italy","end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7118811\/7127334\/07127372.pdf?arnumber=7127372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T13:57:56Z","timestamp":1490363876000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7127372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dtis.2015.7127372","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}