{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:54:44Z","timestamp":1725425684434},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/dtis.2015.7127383","type":"proceedings-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T16:07:41Z","timestamp":1434643661000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Application-independent testing of multilevel interconnect in mesh-based FPGAs"],"prefix":"10.1109","author":[{"given":"Saif Ur","family":"Rehman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mounir","family":"Benabdenbi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lorena","family":"Anghel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"31","author":"pistorius","year":"2003","journal-title":"Placement Rent exponent calculation methods Temporal behaviour and FPGA architecture evaluation Proc Int workshop on system level interconnect prediction"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.27"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653622"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5238-3"},{"key":"ref3","first-page":"2300","article-title":"Built-in Self-Test design for fault detection and fault diagnosis in SRAM-based FPGAs","author":"hsu","year":"2009","journal-title":"IEEE Trans on Intrumentation and Measurement"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2056941"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906992"},{"article-title":"Programmable gate array, switch box and logic unit for such an array","year":"2010","author":"marrakchi","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.34"},{"key":"ref2","first-page":"29","article-title":"System-level Built-In Self-Test of global routing resources in Virtex-4 FPGAs","author":"yao","year":"2009","journal-title":"Proc IEEE Southeastern Symp on System Theory"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2009.4806778"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"}],"event":{"name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2015,4,21]]},"location":"Napoli, Italy","end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7118811\/7127334\/07127383.pdf?arnumber=7127383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:03:45Z","timestamp":1490364225000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7127383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dtis.2015.7127383","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}