{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:27:25Z","timestamp":1729643245976,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/dtis.2016.7483873","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:07:27Z","timestamp":1464887247000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Efficient selection of critical paths for delay defects in the presence of process variations"],"prefix":"10.1109","author":[{"given":"Phaninder","family":"Alladi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"791","author":"bhardwaj","year":"0","journal-title":"Modeling of Intra-die Process Variations for Accurate Analysis and Optimization of Nano-scale Circuits DAC 2006"},{"key":"ref11","first-page":"1","author":"kuruvilla","year":"0","journal-title":"Speeding up Computation of the max\/min of a set of Gaussians for Statistical Timing Analysis and Optimization DAC 2013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref13","first-page":"493","author":"liou","year":"0","journal-title":"Path Selection and pattern generation for dynamic timing analysis considering power supply noise effects ICCAD 2000"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1924","DOI":"10.1109\/TCAD.2005.852674","article-title":"Longest-path selection for delay test under process variation","volume":"24","author":"lu","year":"2005","journal-title":"IEEE Trans on CAD"},{"key":"ref15","first-page":"272","author":"minato","year":"0","journal-title":"Zero-suppressed BDDS for set manupulation in combinatorial problems DAC 1993"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormen","key":"ref16"},{"key":"ref17","first-page":"140","author":"flanigan","year":"0","journal-title":"Scalable Compact Test Pattern Generation for Path Delay Faults Based on Functions VTS 2009"},{"article-title":"Methodologies for test and diagnosis of delay defects in intergrated circuits","year":"2015","author":"mysore somashekar","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839488(410) 24"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.2.145"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043570"},{"key":"ref5","first-page":"417","author":"chung","year":"2011","journal-title":"Testability-Driven Statistical Path Selection"},{"key":"ref8","first-page":"900","author":"agarwal","year":"0","journal-title":"Statistical Timing Analysis for Intra-die Process Variations with Spatial Correlations ICCAD 2003"},{"key":"ref7","first-page":"89","author":"khandelwal","year":"0","journal-title":"A General Framework for Accurate Statistical Timing Analysis Considering Correlations DAC 2005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835137"},{"journal-title":"Combinatorial Optimization Algorithms and Complexity","year":"1998","author":"papadimitriou","key":"ref1"},{"key":"ref9","first-page":"271","author":"agarwal","year":"0","journal-title":"Statistical Delay Computation Considering Spatial Correlations DAC 2003"},{"key":"ref20","first-page":"418","author":"jiang","year":"2012","journal-title":"On the Optimality of K longest path generation algorithm under memory constraints"},{"year":"0","key":"ref21"}],"event":{"name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2016,4,12]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480180\/7483795\/07483873.pdf?arnumber=7483873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:36:23Z","timestamp":1498318583000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7483873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dtis.2016.7483873","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}