{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:15:39Z","timestamp":1725416139913},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/dtis.2016.7483875","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T13:07:27Z","timestamp":1464872847000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Fused modulo 2n + 1 add-multiply unit for weighted operands"],"prefix":"10.1109","author":[{"given":"Kiamal","family":"Pekmestzi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kostas","family":"Tsoumanis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Constantinos","family":"Efstathiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/ARITH.1999.762841","article-title":"Efficient vlsi implementation of modulo 2n±1 addition and multiplication","author":"zimmermann","year":"1999","journal-title":"Proceedings of the 14th IEEE Symposium on Computer Arithmetic"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060059"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.60"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2001964"},{"key":"ref14","first-page":"453","article-title":"On the design of modulo 2n+ 1 multipliers","author":"efstathiou","year":"2011","journal-title":"Euromicro Conf on Digital System Design (DSD)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283695"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1186-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030084"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11802-9_7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.2006.1653327"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2003.1231911"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1142\/p523","author":"omondi","year":"2007","journal-title":"Residue Number Systems Theory and Implementation"},{"key":"ref9","article-title":"Binary adder architectures for cell-based vlsi and their synthesis","author":"zimmermann","year":"1998","journal-title":"Swiss Federal Institute of Technology (ETH) Zurich Hartung-Gorre Verlag"}],"event":{"name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2016,4,12]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480180\/7483795\/07483875.pdf?arnumber=7483875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,9]],"date-time":"2019-09-09T01:41:17Z","timestamp":1567993277000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7483875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dtis.2016.7483875","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}