{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:56:01Z","timestamp":1772042161269,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/dtis.2016.7483883","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T13:07:27Z","timestamp":1464872847000},"page":"1-4","source":"Crossref","is-referenced-by-count":12,"title":["FPGA implementations of HEVC sub-pixel interpolation using high-level synthesis"],"prefix":"10.1109","author":[{"given":"Firas Abdul","family":"Ghani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ercan","family":"Kalali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilker","family":"Hamzaoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2015.7367262"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.67"},{"key":"ref12","first-page":"171","article-title":"Design of H.264 video encoder with C to RTL design tool","author":"kim","year":"2012","journal-title":"International SoC Design Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025243"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288083"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2013.6738431"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.53"},{"key":"ref17","article-title":"Vivado Design Suite User Guide: High-Level Synthesis","year":"2014"},{"key":"ref18","article-title":"High-Level Synthesis from Algorithm to Digital Circuit","author":"coussy","year":"2008"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2014.7027352"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2013.6698023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313205"},{"key":"ref8","article-title":"High Efficiency Video Coding (HEVC) Test Model (HM) 15 Encoder Description","author":"mccann","year":"2014","journal-title":"JCTVC-Q1002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339161"},{"key":"ref1","article-title":"High Efficiency Video Coding","year":"2013","journal-title":"ITU-T Rec H 265 and ISO\/IEC 23008–2 (HEVC) ITU-T and ISO\/IEC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"}],"event":{"name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","location":"Istanbul, Turkey","start":{"date-parts":[[2016,4,12]]},"end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480180\/7483795\/07483883.pdf?arnumber=7483883","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,27]],"date-time":"2016-09-27T22:54:35Z","timestamp":1475016875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7483883\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dtis.2016.7483883","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}