{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:51:09Z","timestamp":1725475869140},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/dtis.2017.7930172","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T18:36:34Z","timestamp":1495132594000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["An effective fault-injection framework for memory reliability enhancement perspectives"],"prefix":"10.1109","author":[{"given":"G.","family":"Harcha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Bernardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TC.2012.98"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TVLSI.2014.2354378"},{"key":"ref10","first-page":"281","article-title":"Functional Memory Faults: A Formal Notation and a Taxonomy","author":"van","year":"2000","journal-title":"VLSI Test Symposium"},{"key":"ref6","first-page":"165","article-title":"RAMSES: a fast memory fault simulator","author":"wu","year":"1999","journal-title":"International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ETSYM.2004.1347645"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ATS.2001.990276"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DDECS.2014.6868760"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ATS.2002.1181693"},{"year":"2009","author":"bosio","journal-title":"Advanced Test Methods for SRAMsEffective Solutions for Dynamic Fault Detection in Nanoscaled Technologies","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1002\/0471739219"},{"year":"2014","journal-title":"Semiconductor Industry Association","article-title":"International Technology Roadmap for Semiconductors (ITRS)","key":"ref1"}],"event":{"name":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2017,4,4]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2017,4,6]]}},"container-title":["2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7921855\/7929862\/07930172.pdf?arnumber=7930172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T14:56:38Z","timestamp":1496674598000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7930172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dtis.2017.7930172","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}