{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T03:20:40Z","timestamp":1776482440088,"version":"3.51.2"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/dtis.2017.7930176","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T22:36:34Z","timestamp":1495146994000},"page":"1-6","source":"Crossref","is-referenced-by-count":23,"title":["Oxide-based RRAM models for circuit designers: A comparative analysis"],"prefix":"10.1109","author":[{"given":"Basma","family":"Hajri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad M.","family":"Mansour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Chehab","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038588"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2011.6137089"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297417"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2202319"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2202320"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2011.6123106"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.1729774"},{"key":"ref18","first-page":"801","author":"kvatinsky","year":"2011","journal-title":"Verilog-A for Memristor Models CCIT Rep"},{"key":"ref19","article-title":"Manual for Using Memristor Models","author":"fliter","year":"2014","journal-title":"EE dept Institute of Technology Haifa"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-008-4975-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref8","article-title":"SPICE model of memristive devices with Threshold","author":"pershin","year":"2013","journal-title":"Radio-engineering"},{"key":"ref7","author":"jiang","year":"2014","journal-title":"Stanford University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4010001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2081658"},{"key":"ref22","first-page":"9","article-title":"Memristor modelling","author":"vourkas","year":"2006","journal-title":"Memristor-Based Nanoelectronic Computing Circuits and Architectures"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/smll.200801323"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833679"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1080\/00018732.2010.544961"},{"key":"ref25","first-page":"18","author":"radwan","year":"2015","journal-title":"On the Mathematical Modeling of Memristor Memcapacitor and Meminductor"}],"event":{"name":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","location":"Palma de Mallorca, Spain","start":{"date-parts":[[2017,4,4]]},"end":{"date-parts":[[2017,4,6]]}},"container-title":["2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7921855\/7929862\/07930176.pdf?arnumber=7930176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T18:55:13Z","timestamp":1496688913000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7930176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dtis.2017.7930176","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}