{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:25:07Z","timestamp":1729668307934,"version":"3.28.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/dtis.2017.7930178","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T18:36:34Z","timestamp":1495132594000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Memristive devices: Technology, design automation and computing frontiers"],"prefix":"10.1109","author":[{"given":"Mario","family":"Barbareschi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoang Anh","family":"Du Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcello","family":"Traiola","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elena Ioana","family":"Vatajelu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Synthesizing HDL to memristor technology: A generic framework","author":"du nguyen","year":"2016","journal-title":"IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180587"},{"journal-title":"ABC User Guide","year":"0","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753567"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"journal-title":"Stanford University","year":"0","author":"brunhave","key":"ref37"},{"key":"ref36","article-title":"Memristor For Computing: Myth or Reality?","author":"hamdioui","year":"2017","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide","year":"0","author":"yang","key":"ref35"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref40","article-title":"Skeleton-based design and simulation flow for Computation-in-Memory architectures","author":"jintao","year":"2016","journal-title":"IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1718","DOI":"10.7873\/DATE.2015.1136","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.4751248"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmat.2015.07.009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865560"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038588"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/electronics4030586"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.221"},{"journal-title":"IEEE International Electron Devices Meeting","article-title":"Electrochemical and thermochemical memories","year":"2008","key":"ref18"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"570","DOI":"10.1080\/01411594.2011.561478","article-title":"Thermochemical resistive switching: materials, mechanisms, and scaling projections","volume":"84","author":"daniele","year":"2011","journal-title":"Phase Transitions"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2433311"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629940"},{"key":"ref27","article-title":"Improvement of data retention in HfO2\/Hf ITIR RRAM cell under low operating current","author":"chen","year":"2013","journal-title":"IEEE International Electron Devices Meeting"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405763"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1322","DOI":"10.1145\/1403375.1403694","article-title":"Emergingyieldandreliabilitychallengesinnanometer CMOS technologies","author":"gielen","year":"2008","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref2","first-page":"421","article-title":"Chips2020:AGuidetotheFutureotNanoelectronics","author":"hoefflinger","year":"2012","journal-title":"The Frontiers Collection"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623028"},{"journal-title":"ITRS 2015 report","year":"0","key":"ref1"},{"key":"ref20","article-title":"On the impact of process variability and aging on the reliability of emerging memories (Embedded tutorial)","author":"marco","year":"2014","journal-title":"IEEE European Test Symposium (ETS)"},{"journal-title":"Resistive Switching - From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications","year":"2016","key":"ref22"},{"journal-title":"VLSI-Design","article-title":"Embedded memory design for future technologies: Challenges and solutions","year":"2014","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247678"},{"journal-title":"Metal Oxide Resistive Switching Memory book chapter “Functional metal-oxide nanostrudtures","year":"2011","author":"yu","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784590"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223717"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582111"}],"event":{"name":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2017,4,4]]},"location":"Palma de Mallorca, Spain","end":{"date-parts":[[2017,4,6]]}},"container-title":["2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7921855\/7929862\/07930178.pdf?arnumber=7930178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T16:44:42Z","timestamp":1569343482000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7930178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/dtis.2017.7930178","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}