{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:21:44Z","timestamp":1730215304379,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/dtis.2018.8368549","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:25:11Z","timestamp":1527805511000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Analog fault simulation automation at schematic level with random sampling techniques"],"prefix":"10.1109","author":[{"given":"Liang","family":"Wu","sequence":"first","affiliation":[]},{"given":"Mohammad Khizer","family":"Hussain","sequence":"additional","affiliation":[]},{"given":"Saed","family":"Abughannam","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Muller","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Scheytt","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"SPICE-Level Fault Injection with Likelihood Weighted Random Sampling - A Case Study","author":"liang abughannam","year":"2017","journal-title":"2nd Workshop on Resiliency in Embedded Electronic Systems (REES)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-2.1991.0046"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1147\/rd.276.0549","article-title":"Modeling of Integrated Circuit Defect Sensitivities","volume":"27","author":"stapper","year":"1983","journal-title":"IBM Journal of Research and Development"},{"journal-title":"Sampling Techniques","year":"1977","author":"cochran","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.541448"},{"journal-title":"International technology roadmap for semiconductors Front end processes","year":"2011","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139127"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035281"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.84938"},{"journal-title":"Product development hardware level","article-title":"ISO 26262–5, Road Vehicles - Functional Safety - Part 5","year":"2011","key":"ref1"}],"event":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2018,4,9]]},"location":"Taormina","end":{"date-parts":[[2018,4,12]]}},"container-title":["2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362838\/8368541\/08368549.pdf?arnumber=8368549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T04:44:36Z","timestamp":1643172276000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dtis.2018.8368549","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}