{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:07:36Z","timestamp":1773778056261,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/dtis.2018.8368556","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T18:25:11Z","timestamp":1527791111000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["The test cost reduction benefits of combining a hierarchical DFT methodology with EDT channel sharing \u2014 A case study"],"prefix":"10.1109","author":[{"given":"Binghua","family":"Lu","sequence":"first","affiliation":[]},{"given":"Selina","family":"Sha","sequence":"additional","affiliation":[]},{"given":"Jincheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zhigao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Fanjin","family":"Meng","sequence":"additional","affiliation":[]},{"given":"Dragon","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Rick","family":"Fisette","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584034"},{"key":"ref3","article-title":"Hierarchical DFT Methodology - A Case Study","author":"fisette","year":"2004","journal-title":"International Test Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.136"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.59"},{"key":"ref8","article-title":"Benefits of Moving to Plug-and-Play Hierarchical DFT","author":"press","year":"2014","journal-title":"Chip Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270907"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2014.14"},{"key":"ref1","first-page":"1128","article-title":"Recursive Hierarchical DFT Methodology with Multi-Level Clock Control and Scan Pattern Retargeting","author":"dan trock","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"}],"event":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","location":"Taormina","start":{"date-parts":[[2018,4,9]]},"end":{"date-parts":[[2018,4,12]]}},"container-title":["2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362838\/8368541\/08368556.pdf?arnumber=8368556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T02:03:29Z","timestamp":1643162609000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dtis.2018.8368556","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}