{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:50:25Z","timestamp":1725447025964},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/dtis.2018.8368562","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:25:11Z","timestamp":1527805511000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Two dimensional FFT architecture based on radix-4<sup>3<\/sup> algorithm with efficient output reordering"],"prefix":"10.1109","author":[{"given":"S","family":"Kala","sequence":"first","affiliation":[]},{"given":"S","family":"Nalesh","sequence":"additional","affiliation":[]},{"given":"Babita R","family":"Jose","sequence":"additional","affiliation":[]},{"given":"Jimson","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Ottavi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2013.6734951"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSC.2009.5289356"},{"key":"ref6","article-title":"2D-FFT implementation on FPGA for wavefront phase recovery from the CAFADIS camera","author":"rodrguez-ramos","year":"2008","journal-title":"SPIE"},{"key":"ref5","article-title":"Accelerating 2D FFT with non-power-of-two problem size on FPGA","author":"wendi","year":"2010","journal-title":"ReConFig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2010.5495495"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572518"}],"event":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2018,4,9]]},"location":"Taormina","end":{"date-parts":[[2018,4,12]]}},"container-title":["2018 13th International Conference on Design &amp; Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362838\/8368541\/08368562.pdf?arnumber=8368562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T04:44:00Z","timestamp":1643172240000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/dtis.2018.8368562","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}